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Abstract
The ongoing scaling of nanoscale semiconductor devices demands of predictive simulationtools which can reliably forecast the performance of future devices. In particular, the
physics-based modeling should be able to support the most relevant technological options which
are being explored in modern nano-scale devices.
The evaluation of these engineering options is a real challenge that demands a reliable
physics-based modeling, with a constant validation of the simulation results against experi-
mental data. A realistic modeling approach of nano-scale devices must take into account the
complex features of the band-structure, it must include the quantum mechanical effects and
the major scattering mechanisms, that play an important role even in extremely short devices.
In this context, the aim of this co-tutored PhD thesis is to investigate the effect of different
technology boosters on both conventional and innovative devices by means of numerical simula-
tions. To this purpose, we developed two TCAD simulation tools based on advanced modeling
techniques.
We first developed a self-consistent k·p-Poisson solver for hole inversion layers and with
this simulation code we investigated the effect of strain and channel orientation on the hole
mobility in both bulk and Double-Gate (DG) MOSFETs. In particular, we investigated the
effect of complex strain configurations on the low-field mobility of both n- and p-type FinFETs
and finally identified the optimal stress configurations in order to obtain the highest mobility
enhancements. Then, we presented a re-examination of the effect of biaxial strain on the
mobility enhancements in MOS transistors. Finally, we explored the potential in terms of on-
current (Ion) for Ge and strained Ge (sGe) n- and p-MOSFETs versus Si and strained Si (sSi)
MOSFETs, where we have shown that, according to our simulation model, sGe MOSFETs can
outperform sSi MOSFETs in terms of Ion.
During the second part of the PhD, we investigated the effect of strain and variability issues
in InAs Tunnel-FETs, which are very promising devices for future low-power applications. To do
so, we developed a 3-D NEGF-Poisson solver based on a 8-band-k·pHamiltonian, which can deal
with arbitrary crystal orientations and strain conditions. In particular, we demonstrated that
strain helps open an Ioff and VDD window where Tunnel-FETs may outperform sSi MOSFETs.
Finally, we demonstrated that, for a very low supply voltage of about 0.3V, the variability of
Tunnel-FETs is much smaller for Ion than for Ioff and, furthermore, the Ion variability is small
compared to sSi MOSFETs.
X ABSTRACT
Chapter 1
Introduction
2 Introduction
1.1 Trends in modern nanoelectronic industry
In the last 40 years we have observed an extraordinary growth of the electronic industry,mainly enabled by the continued shrinkage of the device dimensions, which is known as
scaling. The largest industries in the microelectronic field have made huge investments in
research and development in order to meet the expectations produced by the Moore’s law [1],
which states that the device density per chip doubles approximately every one and a half year.
This has been achieved thanks to the extraordinary scalability of the Complementary-Metal-
Oxide-Semiconductor (CMOS) transistor [2], which represents the fundamental building block
of all digital integrated circuits.
Despite the end of traditional scaling has been predicted several times, these predictions
have been proven wrong [3]. Two main examples of wrong predictions are the lithography
limit of 400nm forecasted in the 70s [4] and the apparent lower bound of 3nm for the gate
oxide thickness [5]. Nowadays, scaling still continues, but few constraints have been relaxed in
order to maintain high performance enhancements when the dimensions are scaled down. As
an example, to obtain the expected benefits from strain, the off-current specification has been
increased from 1nA/µm to 100nA/µm, thus augmenting the off-state leakage and finally the
static power consumption for high-performance transistors.
However, it is widely recognized in the scientific community that we are approaching the
fundamental limits of conventional MOSFETs [3]. As an example, the physical thinning of
the dielectric oxide has stopped and other solutions have been explored in order to enhance
the gate capacitance, such as replacing the standard silicon dioxide with alternative materials
offering a high dielectric constant, the so-called high-κ materials [6, 7]. However, transistors
with a high-κ material as the gate dielectric suffer from a degraded mobility [8, 9], thus usually
an interfacial layer (SiO2 for Si channel transistors) is integrated between the channel and the
high-κ dielectric in order to limit the mobility reduction and obtain a better interface.
Also the choice of the device architecture emerged as an important issue because of the
limitations of bulk planar MOSFETs. The most promising alternative device options are the
single-gate SOI, the double-gate SOI, the FinFET and Gate-All-Around (GAA) nanowire tran-
sistors, which enable a better electrostatic control. In this respect, very recently Intel has
announced its new 22nm technology, where for the first time they replaced the standard bulk
transistors with the 3-D FinFET architecture, which ensures better performances with a lower
power consumption [10].
Another important aspect deals with the mobility of the semiconductor channel. In the
past, unstrained silicon devices were able to meet the specifications of the International Tech-
nology Roadmap for Semiconductors (ITRS), while more recently we have observed alternative
solutions emerging to increase the channel mobility. Among the others, we mention here the
introduction of mechanical strain, which is the most mature solution, the replacement of silicon
with alternative semiconductor materials, such as germanium or III-V compounds, and the
exploitation of different crystal orientations.
Due to the large diffusion of portable applications, also the power budget represents a
major concern in modern nanoelectronic technologies. This issue shifted the emphasis of the
device design from performance to power, the latter becoming more and more important. Var-
ious solutions are being explored in order to reduce the power consumption of integrated cir-
cuits. One possibility is to replace the standard MOSFET with the tunnel-field-effect-transistor
(Tunnel-FET), which may offer very low values for the inverse sub-threshold slope, far below
the 60mV/decade limit of conventional MOSFETs at room temperature. The main drawback
of this devices consists in the very low values of the ON-current. Various solutions are being
explored in order to enhance their performances, ranging from the device design to the choice
of the semiconductor material.
In the course of the PhD program we have explored the potentials of some technology
boosters for advanced CMOS transistors and also for Tunnel-FETs. In this respect, this chap-
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ter presents the most promising engineering knobs to improve the performance of nano-scale
transistors and then describes the organization of the rest of the manuscript.
1.2 Technology boosters and innovative devices
1.2.1 Channel mobility enhancement
From the early 90s it has been known that inducing mechanical strain in the channel of a
MOSFET could lead to an increase of the carrier mobility. Thereafter, a lot of work has been
carried out in order to obtain a stable fabrication process to exploit strain engineering in CMOS
technologies. In 2004 Intel has announced the introduction of strain in an industrial 90nm
CMOS technology [11], which represented a milestone in the strained-silicon technology. The
strain in the channel of the transistors is still largely exploited in nowadays CMOS technologies.
The on-current enhancements achieved with the strain engineering have been so remarkable
that the strain has sometimes replaced rather than simply augmented the geometrical scaling,
as can be seen in Fig.1.1 reporting the equivalent oxide thickness (EOT) and the gate length,
LG, corresponding to different technology nodes [12]. In particular, Fig.1.1 shows that from the
90nm to the 45nm technology nodes the physical channel length LG and the EOT did not scale
and the manufacturers obtained the performance improvement thanks to the strain technology.
The strain mainly affects the characteristics of the MOSFETs through the band-structure of the
1.0
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Figure 1.1: Equivalent oxide thickness, EOT, and gate length, LG, for different technology
nodes, TN, as reported in [12]. From the 90nm to the 45nm technology node essentially no
geometrical scaling occurred and stress engineering was used to achieve the performance im-
provements.
carriers. Hence the corresponding physics-based device modelling must account for a credible
description of the band-structure, for a consistent treatment of the main scattering mechanisms
and for a self-consistent evaluation of the transport and the electrostatics in the device [13]. A
reliable modeling framework can be extremely useful for screening of the numerous technology
options. In this respect, the Chapter 3 of this manuscript is devoted to the strain technology
and describes in detail the models for strain we used throughout the work illustrated in this
thesis.
Another possible way to enhance the carrier mobility consists of changing the crystal orien-
tation of the semiconductor substrate [14, 15, 16]. For silicon substrates, the impact of crystal
orientation on carrier mobility has been already studied experimentally. It turns out that the
most favorable configurations are the (100) and (110) orientations for electrons and holes, re-
spectively. Hence, if we fabricate the devices on the same substrate, the mismatch between
the mobilities must be counterbalanced by sizing the n-MOS and the p-MOS transistors with
4 Introduction
different widths. Section 4.5 presents the results for the hole mobility simulations with arbitrary
channel orientations.
The treatment of arbitrary crystal orientations, strain configurations or even new channel
materials demands a large innovative effort in the physics-based and in the TCAD oriented
modeling. During this work we will try to give an insightful view of the effect of strain and
channel orientation on the performances of nano-scale transistors.
1.2.2 Tunneling-based devices
In order to overcome the limitation of conventional MOSFETs, the Tunnel-FET has been
proposed as an alternative device [17]. The main advantage of tunneling-based devices is that
they can offer values of the inverse sub-threshold slope (SS) smaller than the theoretical limit of
60mV/decade of conventional MOSFETs (see the sketch in Fig.1.2). However, since the drain
current is due to band-to-band tunneling, the on-current (ION ) is typically far below the ION
obtained with conventional MOSFET technologies [18].
Figure 1.2: Sketch of the drain current IDS versus the gate voltage VGS for an ideal switch
(dashed line), a MOSFET (solid line) and a Tunnel-FET (dashed-dotted line). The MOSFET
has a far better ON-current with respect to the Tunnel-FET, but at the same time, the Tunnel-
FET offers a much steeper turn-on characteristics.
We will see in Chapter 7 that ION and SS are not the only important metrics for digital
applications. In fact, also the switching delay and the switching energy of a digital inverter
must be taken into account, and we will present the results of a systematic comparison between
InAs Tunnel-FETs and Si MOSFETs in terms of some important metrics.
The basic idea of a Tunnel-FET is to build a gated p-i-n diode. The particular band
alignment reported in Fig.1.3 favors the band-to-band tunneling (BTBT) components of the
current, while the thermionic part is fully suppressed. In particular, the tunneling occurs from
the top of the VB to the bottom of the CB. Fig.1.3(a) and (b) show the bands for a Tunnel-FET
in the off-state and in the on-state regime, respectively. We readily notice that the transistor
behaves like a band-pass filter, that is it filters out the energies outside of the tunneling window.
From a theoretical point of view, there is a strong difference between BTBT and energy
barrier tunneling. The former occurs between valence band and conduction band states and,
while being forbidden when perfect translational invariance of the crystal holds, is enabled when
strong local electric fields are induced. In direct BTBT, an electron tunnels elastically across
the band gap without the assistance of traps or phonons, as sketched in Fig.1.3.
On the other side, energy barrier tunneling refers to particle propagation through an energy
barrier. An example where this type of tunneling is non-negligible is represented by the Schottky
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Figure 1.3: Sketch of the VB and the CB along the transport direction for a p-i-n TFET driven
in the OFF state (a) and in the ON state (b) regimes. The tunneling occurs from the top of
the VB to the bottom of the CB. In the OFF-state regime the CB level in the channel is high,
thus the tunneling path is very long. In the ON condition, instead, the CB in the channel is
pushed down, so the tunneling path is much shorter.
barrier MOSFETs [19], where the integration of a metal inside the source and the drain of a
transistor creates an energy barrier between the reservoir and the channel.
The main drawback of Tunnel-FETs is the very poor value for the ION experimentally
reported so far in literature, especially for silicon-based devices [17]. Hence, many authors have
proposed direct-low-bandgap materials as a possible alternative to Si based Tunnel-FETs [20,
21, 22].
The design of the device is of utmost importance in order to obtain good performances and,
in particular, it has been demonstrated that the electrostatic control of the gate on the channel
potential is necessary to obtain good SS values [20, 21].
In this thesis we have considered Gate-All-Around nanowires Tunnel-FETs. Chapter 7
presents a detailed simulation study of InAs nanowire Tunnel-FETs in the context of a system-
atic comparison against silicon MOSFETs.
1.3 Purpose of this work
In this context, the aim of this co-tutored PhD thesis is to investigate the effect of different
technology boosters on both conventional and innovative devices by means of numerical simula-
tions. To this purpose, we developed two TCAD simulation tools based on advanced modeling
techniques.
The first part of the PhD activity has been carried out at the University of Udine, Italy,
where we developed a self-consistent k·p-Poisson solver for the calculation of the hole mobility
in inversion layers, determined according to the Momentum-Relaxation-Time (MRT) approxi-
mation. With this simulator we investigated the effect of strain and channel orientation on the
hole mobility in either bulk or Double-Gate (DG) MOSFETs.
During the second phase of the PhD, we tackled the quantum transport simulation method,
and this work has been carried on at the IMEP-LAHC laboratory in Grenoble, France. We
thus developed a 3-D NEGF-Poisson solver which employs a k·p Hamiltonian. Subsequently,
we deeply investigated the effect of strain and the variability issues in InAs Tunnel-FETs, which
are very promising devices for future low-power applications.
The present manuscript is organized as follows. Chapter 2 introduces the 6-band and 8-band
k·p methods both for bulk semiconductors and in the presence of quantization, where the com-
putational effort increases substantially. Chapter 3 presents the strain in CMOS technologies
and how it can be modeled. The k·p models and the possible exploitation of strain engineering
6 Introduction
are probably the most developed topics of the thesis, in fact are present in all the simulation
studies we have carried out.
Then, Chapter 4 introduces the general framework of the semiclassical transport approach
and, in particular, the MRT method to calculate the hole mobility by taking into account of
several scattering mechanisms. Then, Chapter 5 closes the first part of the thesis showing the
main results we obtained with the semiclassical model in the study of the impact of strain and
of novel channel materials on the performance of advanced nanoscale MOS devices.
Concerning the second part of the PhD activity, Chapter 6 illustrates the methodologies
used to simulate realistic devices by using a quantum transport model and, in particular,
reports an introduction to the Non-Equilibrium Green’s Function (NEGF) formalism and to
the theoretical and implementation techniques we adopted to reduce the computational burden.
Then, Chapter 7 presents the simulation results obtained with the quantum transport simulator,
thereby focusing on the simulation of homo-junction InAs nanowire Tunnel-FETs.
Finally, Chapter 8 draws the conclusions of this work and provides an outlook towards future
developments.
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Chapter 2
The k·p Method
10 The k·p Method
2.1 Introduction to the k·p model
The knowledge of the band-structure is of utmost importance in order to study the physicalproperties of the most common semiconductor materials. A wide number of methods to
calculate band-structure have been developed during the past years. The most popular and
widely studied in the electron device community are the tight-binding [1], the pseudopotential [2]
and the k·p method [3]. The main difference between these approaches is the choice of the
basis functions in which the solutions of the time-independent Schro¨dingerequation are to be
expanded: atomic-like, plane-wave and Bloch states, respectively.
The k·p method approximates the band-structure of the most common semiconductors
starting from the knowledge of a few parameters (a limited number of energy gaps and momen-
tum matrix elements), which are generally used as fitting parameters. Even if the k·p method
can be used to explore the energy dispersion in the entire Brillouin zone [4, 5], its first and
most important application is to approximate with great accuracy the band-structure close to
a band edge, namely the top (bottom) of the valence (conduction) band.
The first part of this chapter is devoted to the introduction to the k·p method and its
application to bulk semiconductors. In the first part we introduce the most common formulation
for the k·p method. Section 2.2 describes the 6-bands k·p formulation, which is well suited for
the description of top of the valence band. Section 2.5 presents the 8-bands k·p model for the
calculation of the band-structure of direct-bandgap materials.
2.1.1 k·p method for a bulk semiconductor
We start by considering the one-electron Schro¨dinger equation for stationary states written in
the Crystal Coordinate System (CCS) by following the approach of [6]:
Hˆ(0)Ψnk(r) = EnkΨnk(r) (2.1)
with
Hˆ(0) = − h¯
2
2m0
∇2 + UC(r) (2.2)
where UC(r) is the periodic potential energy inside the crystal. If we substitute the form of the
Bloch wave function for the state |nk〉:
Ψnk(r) = unk(r) eik·r (2.3)
we readily obtain[
− h¯
2
2m0
∇2 + UC(r) + h¯
m0
k · pˆ
]
unk(r) =
(
Enk − h¯
2k2
2m0
)
unk(r) (2.4)
which is the Schro¨dinger equation for a relaxed lattice and for a given wavevector k, where p
is the corresponding momentum operator. The index n denotes the band of the bulk semicon-
ductor. We have here implicitly assumed that the band edge corresponds to k0=0. Eq.2.4 can
be re-written as [
Hˆ(0) + Hˆ(1)
]
unk(r) = Enk unk(r) (2.5)
where
Hˆ(1) =
h¯
m0
k · pˆ+ h¯
2k2
2m0
(2.6)
The term Hˆ(1) can be considered a perturbation term of the unperturbed Hamiltonian Hˆ(0)
because it vanishes for k=0, thus Eq.2.5 can be solved with the standard time-independent
second-order perturbation theory around the Γ point (k=0) [7].
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We can expand the periodic part of the Bloch wave function as
unk(r) =
∑
J,i
CJikuJi0(r) (2.7)
where uJi0(r) is the Bloch function at the Γ point. The indexes J refers to the energy and i
to the degenerate functions for a given energy [8]. The fundamental branches and the wave
functions for k6=0 are calculated by solving the eigenvalue problem
Hk·pCk =
[
Enk − h¯
2k2
2m0
]
Ck (2.8)
where Ck is the vector of the expansion coefficients CJik. The matrix Hk·p can be expressed
in the DKK (Dresselhaus, Kip and Kittel) representation as [9, 8]
Hk·p (Ji,k) =
∑
Lm,ELk 6=EJk
〈uJi0|(h¯/m0)k · pˆ|uLm0〉〈uLm0|(h¯/m0)k · pˆ|uJk0〉
EJk − ELk (2.9)
The expansions of Eqs.2.9 is usually truncated to the first terms which correspond to the
highest (lowest) branches of the valence (conduction) band. This leads to matrix equations
whose rank corresponds to the number of bands we account for. The expression we have
derived does not take into account the effect of the spin-orbit interaction, which is usually non
negligible and doubles the rank of the k·p problem. Interested readers can find further details
in [10].
In the next sections we will introduce the 6-bands k·p method for hole inversion layers
and the 8-bands k·p for the calculation of both the valence band and the conduction band of
direct-bandgap materials. In particular, we will start from the bulk matrices and then derive
the expressions to compute the band-structure in presence of size quantization.
2.2 6-bands k·p method for hole inversion layers
Using the perturbation theory for degenerate states and taking into account the three highest
degenerate energies in the valence band at k=0, it can be demonstrated that Eq.2.8 can be
written as a 3×3 eigenvalue problem [6]:
Sbn = E′nkbn (2.10)
where bn is a three component column vector and
E′nk = Enk − h¯2|k|2/2m0 (2.11)
is the n-th subband. The vector bn expresses the unknown eigenfunction un0 as:
un0 = bn1u1,0 + bn2u2,0 + bn3u3,0 (2.12)
where the ui,0 are the wave functions of the three branches of the valence band at k=0, which
are degenerate as long as we neglect the spin-orbit interaction.
The matrix S is written as:
S =
 Lk2x +M(k2y + k2z) Nkxky NkxkzNkxky Lk2y +M(k2x + k2z) Nkykz
Nkxkz Nkykz Lk
2
z +M(k
2
x + k
2
y)
 (2.13)
Symmetry arguments are used in order to obtain the parameters L, M , N and their value
can be determined from cyclotron resonance measurements [9, 11]. It should be noted that the
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Silicon Germanium
L [eV A˚] -6.53 -31.53
M [eV A˚] -4.64 -5.64
N [eV A˚] -8.32 -33.64
l [eV] -2.30 -2.20
m [eV] 4.30 4.10
n [eV] -9.18 -12.12
Table 2.1: k·p parameters for silicon and germanium taken from [13] and [14]. L and M differ
by 1 in atomic units (h¯2/2m0) with respect to the numerical values of [13] because of a different
convention in the definition of the eigenvalues in Eq.2.11.
definition of the eigenvalues in Eq.2.11 is different to what has been reported in Eq.1 of Ref. [12].
For this reason, the parameters we will use in our 6-bands k·p model differ by 1 in atomic units
(h¯2/2m0) with respect to the numerical values of [13]. In Tab.2.1 the k·p parameters used for
silicon and germanium have been reported.
When the spin-orbit interaction effects are taken into account the size of the Hamiltonian
matrix in Eq.2.10 doubles. It can be demonstrated that the overall k·p matrix becomes:
H = Hk·p +Hso (2.14)
where all matrices are 6×6 and Hk·p is set by:
Hk·p =
(
S 0
0 S
)
(2.15)
and the spin-orbit matrix is given by [15]:
Hso = −∆3

0 i 0 0 0 −1
−i 0 0 0 0 i
0 0 0 1 −i 0
0 0 1 0 −i 0
0 0 i i 0 0
−1 −i 0 0 0 0
 (2.16)
where ∆ is the gap at the Γ point induced by the spin-orbit interaction, which is 44meV for
silicon and 296meV for germanium. The overall eigenvalue problem reads:
Hψnk =
[
Enk −
h¯2(k2x + k
2
y + k
2
z)
2m0
]
ψnk (2.17)
where ψ is a 6-component vector.
2.2.1 Formulation of the k·p model for a hole inversion layer
When a confining potential U(z) along the z direction is present, the formulation of the k·p
method becomes: [
Hˆ
(
k,−i ∂
∂z
)
+ IU(z)
]
ψnk(z) = E(k)ψnk(z) (2.18)
where the wavevector k is normal to the quantization direction and the kz vector has been
substituted with the differential operator −i∂/∂z. The kinetic energy operator H includes the
factor [h¯2/2m0] I stemming from the right hand side of Eq.2.17. The 2-dimensional wavevector
k is a parameter in Eq.2.18 hence, due to the strong anisotropy of the valence band, we need
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to solve the eigenvalue problem for each point in the k-space. This could augment the compu-
tational burden in an unacceptable way, so we must find ways to reduce the simulation time.
In the work of this thesis we carefully discretized the 2D k-space (see Section 2.4) and we used
a smart discretization in real space along the quantization direction (see Section 2.3.1), thus
reducing the number of grid points in both spaces.
The Hamiltonian operator changes if we consider different quantization directions z: the
most interesting cases are those with quantization along [001], [110] and [111], corresponding to
the crystallographic orientations (001), (110) and (111), respectively. The matrix S of Eq.2.13
is defined in the CCS, thus, in case of crystal orientations different from (001), it is necessary
to perform a rotation of the principal axes. The quantization direction corresponds to the z
axis of the Device Coordinate System (DCS), which is rotated with respect to the CCS. For a
detailed description of the transformations, see Section 3.2.3.
In the following the expression of the k·p matrices for the main crystal orientations are
reported.
(001) crystal orientation
In this case the CCS and the DCS are the same and so no axes rotation is needed. The S
matrix of Eq.2.10 can be written as:
S =
 S11 S12 S13S21 S22 S23
S31 S32 S33
 (2.19)
where
S11 =
(
L+
h¯2
2m0
)
k2x +
(
M +
h¯2
2m0
)
k2y −
(
M +
h¯2
2m0
)
k2z (2.20)
S22 =
(
M +
h¯2
2m0
)
k2x +
(
L+
h¯2
2m0
)
k2y −
(
M +
h¯2
2m0
)
k2z (2.21)
S33 =
(
M +
h¯2
2m0
)
k2x +
(
M +
h¯2
2m0
)
k2y −
(
L+
h¯2
2m0
)
k2z (2.22)
S12 = S21 = Nkxky
S13 = S31 = Nkxkz
S23 = S32 = Nkykz
The standard quantum mechanics prescription turns the operator kˆz into the corresponding
derivative −i∂/∂z, because z corresponds to the quantization direction. If we then discretize
the operators, the matrix S of Eq.2.19 becomes a block matrix. An explicit example of k·p
quantization matrix is given in Section 2.3.1. This is valid for all quantization directions.
Fig.2.1(a) and (b) report the energy dispersion along the [001] direction for a hole inversion
density of 1013cm−2 and the corresponding equi-energy curves at 100 meV above the minimum.
(110) crystal orientation
In this case the quantization direction (labeled as z in DCS) is along the line kx=ky in the
CCS. The rotation matrix R such that kCCS = RkDCS can be taken as
R =
 0 1/√2 1/√20 −1/√2 1/√2
1 0 0
 (2.23)
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Figure 2.1: (a) Energy dispersion for a (001) Si hole inversion layer along the [100] crystal
direction and for an inversion density of 1013cm−2. The energy reference corresponds to the
Fermi energy and is equal to 0eV. The convention for the hole energy is electron-like.
(b) Equi-energy curves 100 meV above the minimum of the valence band.
The S matrix defining Hk·p according to Eq.2.15 can be expressed as a function of (kx,ky,kz)
belonging to the DCS as:
S11 =
(
M +
h¯2
2m0
)
k2x +
(
L+M
2
+
h¯2
2m0
)
(k2y + k
2
z) + (L−M)kykz
S22 =
(
M +
h¯2
2m0
)
k2x +
(
L+M
2
+
h¯2
2m0
)
(k2y + k
2
z) + (M − L)kykz
S33 =
(
L+
h¯2
2m0
)
k2x +
(
M +
h¯2
2m0
)
(k2y + k
2
z)
S12 = S21 =
N
2
(k2z − k2y)
S13 = S31 =
N√
2
kx(ky + kz)
S13 = S31 =
N√
2
kx(kz − ky)
Fig.2.2 reports the energy dispersion along the [001] direction for a hole inversion density of
1013cm−2 and the corresponding equi-energy curves at 100 meV above the minimum.
(111) crystal orientation
In this case the quantization direction forms an angle of pi/4 with each axis of the CCS. The
rotation matrix R such that kCCS = RkDCS is equal to:
R =
 −2/√6 0 1/√31/√6 −1/√2 1/√3
1/
√
6 1/
√
2 1/
√
3
 (2.24)
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Figure 2.2: (a) Energy dispersion for a (110) Si hole inversion layer along the [001] crystal
direction and for an inversion density of 1013cm−2. The energy reference corresponds to the
Fermi energy and is equal 0eV. (b) Equi-energy curves 100 meV above the minimum of the
valence band.
As done for the previous cases, the S matrix can be expressed as a function of the CCS wavevec-
tor components:
S11 =
(
2L+M
3
+
h¯2
2m0
)
k2x +
(
M +
h¯2
2m0
)
k2y +
(
L+ 2M
3
+
h¯2
2m0
)
k2z +
4
3
√
2
(M − L) kxkz
S22 =
(
L+ 5M
6
+
h¯2
2m0
)
k2x +
(
L+M
2
+
h¯2
2m0
)
k2y +
(
L+ 2M
3
+
h¯2
2m0
)
k2z +
(M − L) kxky/
√
3 +
[
1
2
(
L+
h¯2
2m0
)
− 2
(
M +
h¯2
2m0
)]
kxkz/3
√
2 +
(M − L) kykz/2
√
6
S33 =
(
L+ 5M
6
+
h¯2
2m0
)
k2x +
(
L+M
2
+
h¯2
2m0
)
k2y +
(
L+ 2M
3
+
h¯2
2m0
)
k2z +
(L−M) kxky/
√
3 +
[
1
2
(
L+
h¯2
2m0
)
− 2
(
M +
h¯2
2m0
)]
kxkz/3
√
2 +
(L−M) kykz/2
√
6
S12 = S21 = −N(k2x/3− k2z/3− kxky/
√
3 + kxkz/3
√
2 + kykz/
√
6)
S13 = S31 = −N(k2x/3− k2z/3 + kxky/
√
3 + kxkz/3
√
2− kykz/
√
6)
S23 = S32 = N(k
2
x/6− k2y/2 + k2z/3 +
√
2kxkz/3)
Fig.2.2 reports the energy dispersion along the [112] direction for a hole inversion density of
1013cm−2 and the corresponding equi-energy curves at 100 meV above the minimum.
2.3 Pseudo-spectral methods
2.3.1 Pseudo-spectral methods in the k·p framework
In this section we will describe concisely the numerical technique called Pseudo-Spectral Methods
(PSM) used hereafter in order to solve in an efficient way the k·p problem in the presence of
size quantization due to hole confinement.
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Figure 2.3: (a) Energy dispersion for a (111) Si hole inversion layer along the [112] crystal
direction and for an inversion density of 1013cm−2. The energy reference corresponds to the
Fermi energy and is equal to 0eV. (b) Equi-energy curves 100 meV above the minimum of the
valence band.
Spectral Methods
The PSM for a differential equation or a differential eigenvalue problem approximates the
unknown function by using algebraic or trigonometric polynomials. The approximation error
decay of this approach with respect to degree N of the polynomial depend on the degree of
the smoothness of the unknown function: the more regular the unknown function is, the more
rapidly the error decreases. In particular, the PSM can achieve the so-called spectral accuracy
for analytic functions, which means that the approximation error decreases exponentially as
O(CN ), with C being a real number ∈ (0, 1) and N being the degree of the approximating
polynomial. This behavior is expected to yield a remarkable reduction of the CPU time with
respect to the conventional finite difference and finite element methods that result in a fixed
order accuracy (typically second order in the 1D case), since the convergence is attained by
decreasing the mesh size while keeping the polynomial degree constant.
Being defined on a closed interval [0,W ], any unknown function u(x) can be approximated
by Lagrange polynomials as follows:
u(x) ' p(x) =
Nx∑
j=0
lj(x)u(xj) (2.25)
with xj ∈ [0,W ] ∀j ∈ {0, . . . Nx}, xi 6= xj ∀i 6= j and
lj(x) =
Nx∏
i=0,i6=j
x− xi
xj − xi . (2.26)
lj(x) is the j-th Lagrange basis polynomial, which for x = xi reads:
lj(xi) =
{
1 for i = j
0 otherwise (2.27)
It is worth noting that the choice of the discretization points is critical. For example,
equidistant discretization points (see Fig.2.4) lead to large errors, due to the so-called Runge-
phenomenon [16]. Indeed, the interpolation error increases exponentially with Nx: p(x) can
oscillate near the boundaries of the domain, as we can see in Fig.2.5.
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Figure 2.4: Equispaced grid with Nx + 1 discretization points.
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Figure 2.5: DegreeNx interpolation of u(x) = 1/(1+16x2) on a equispaced grid. The oscillations
near the boundaries are called the Runge phenomenon [16].
To avoid this unwanted behavior the idea is to use unevenly spaced points. For the consid-
ered unknown function u(x), the Chebyshev extremal nodes represent a good choice [16]. They
are defined as:
xj =W/2−W/2 cos(jpi/Nx) j = 0, 1, . . . , Nx (2.28)
From a geometrical point of view we can picture these points as the projections onto a segment
of equally spaced points along a circle, as sketched in Fig.2.6. We notice that the Chebyshev
extremal nodes accumulate near the boundaries.
∆θ
x =00 Nx
W
x   =W
Figure 2.6: PSM grid. The Chebyshev extremal nodes are the projections onto a segment of
equally spaced points along a circle. The width of the domain is equal to W .
If we perform the same polynomial interpolation as in Fig.2.5 with the Chebyshev extremal
nodes we obtain an extremely different result in terms of accuracy, as illustrated in Fig.2.7.
The PSM approximate the derivatives of the unknown function with the derivatives of the
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Figure 2.7: Degree Nx interpolation of u(x) = 1/(1 + 16x2) on a PSM grid.
approximating polynomial. From Eq.2.25 we thus have
∂u(x)
∂x
' ∂p(x)
∂x
=
Nx∑
j=0
∂lj(x)
∂x
uj , (2.29)
∂2u(x)
∂x2
' ∂
2p(x)
∂x2
=
Nx∑
j=0
∂2lj(x)
∂x2
uj (2.30)
where we have simplified the notation by introducing uj = u(xj). It is clear that the first
derivative of p(x) at a given point xj depends on the values uj of the unknown function in all
the points of the discretized domain. This is different with respect to what happens in the 2nd
order finite difference case, where the first derivative depends on the value of the function in
the two nearest discretization points.
Using Eq.2.29, the first derivative of the unknown function can be approximated in all the
discretization points xj ; by doing so we obtain:
u′Nx ' DNx uNx (2.31)
where uNx = (u(x0), u(x1), . . . , u(xNx))
t, u′Nx = (u
′(x0), u′(x1), . . . , u′(xNx))
t and DNx is the
so-called discretization matrix. DNx is a (Nx+1)× (Nx+1) matrix whose elements are defined
as:
[DNx ]ij =
∂li(x)
∂x
∣∣∣∣
x=xj
. (2.32)
Similar concepts are valid for higher order derivatives. Moreover, it is easy to see that the
matrix D(k)Nx corresponding to the k-th derivative is given by
D(k)Nx = (DNx)
k (2.33)
with k ≤ Nx.
Application of the PSM to the k·p problem
The matrix formulation of the differentiation rules are very useful for the discretization of a
differential problem such as the k·p one. If we want to write the Hamiltonian of Eq.2.18 for a
given wavevector k discretized with the PSM, we first need to define the width of the domainW
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and apply Eq.2.28 to find the nodes. Depending on the crystal orientation we will use Eq.2.19,
2.23 or 2.24 and substitute the differential operators with the matrix D. Hence, S becomes
a block matrix. As an example, we re-write the S matrix coefficients for the (001) crystal
orientation:
S11 =
[(
L+
h¯2
2m0
)
k2x +
(
M +
h¯2
2m0
)
k2y
]
I−
(
M +
h¯2
2m0
)
D2
S22 =
[(
M +
h¯2
2m0
)
k2x +
(
L+
h¯2
2m0
)
k2y
]
I−
(
M +
h¯2
2m0
)
D2
S33 =
[(
M +
h¯2
2m0
)
k2x +
(
M +
h¯2
2m0
)
k2y
]
I−
(
L+
h¯2
2m0
)
D2
S12 = S21 = NkxkyI
S13 = S31 = −iNkxD
S23 = S32 = −iNkyD
where I is a (Nz + 1) × (Nz + 1) identity matrix. The S matrix is a 3(Nz + 1) × 3(Nz + 1)
matrix and, when we account for the spin-orbit interaction, the total Hamiltonian becomes a
6(Nz + 1) × 6(Nz + 1) matrix. In this respect the wave function components of Eq.2.18 are
ordered in the following way:
ψ = [ψ1 ψ2 ψ3 ψ4 ψ5 ψ6]T (2.34)
where eachψi hasNz+1 elements. We impose Dirichlet boundary conditions at both boundaries
of the 1D grid, i.e.
ψi(0) = ψi(W ) = 0 (2.35)
The Spectral accuracy allows us to use fewer discretization points while having the same, or
even better accuracy with respect to other differentiation schemes, such as the finite difference
method (FDM). This has a dramatic impact on the simulation time because the complexity
of the eigenvalues calculation increases with the rank of the matrix as O(N3). After the im-
plementation of PSM we substantially decreased the computational burden of the simulator
reducing the number of discretization points Nz with respect to the FDM.
We have solved the k · p problem with the PSM and with the 2nd order FDM [17, 18].
Fig.2.8 shows the error of the first eigenvalue at k = 0 for a triangular potential Fz = 0.7MV/cm
versus the number of discretization points calculated with both discretization schemes and for
two different values of W . The spectral solution with 300 points has been taken as reference
for the calculation of the error. It can be seen that, while the finite difference error decreases
linearly (in this log-log plot), the PSM related error drops faster reaching the double precision
with only 20 points for both values of W . Finally, in Fig.2.9 we reported the squared modulus
of the 10th eigenfunction. We easily see that the finite difference solution converges to the
spectral one (in this case with only 30 points), but very slowly. The FDM with 1000 points
gives a good approximation of the PSM with only 30 points.
2.4 The triangular grid
The valence band is strongly anisotropic in the 2D k space, thus we have to solve the eigenvalue
problem of Eq.2.18 for each k point as sketched in Fig.2.10. This is an issue from a computa-
tional point of view, hence we have to find a smart discretization scheme for the k space. The
k·p problem has been solved for each point in a triangular grid, as in Fig. 2.11. We employed
a non-uniform grid in the (0 ÷ 0.3)[2pi/a0] interval. In Fig. 2.11 we used a smaller step size
for the modulus of k near k=0 to limit the total number of points while maintaining a good
accuracy [19].
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Figure 2.8: Relative error (%) in the calculation of the first ten eigenvalues at k = 0 versus the
number of grid points computed with the finite differences (circles) and the spectral methods
(triangles) discretization schemes. The spectral solution with 300 points has been taken as
reference. The error has been calculated for 2 different widths of the quantum well and for a
triangular potential Fz = 0.7MV/cm.
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Figure 2.9: Squared magnitude of the tenth wave function calculated with the PSM and with the
FDM calculated for a quantum well of W=30nm, kx=ky=0.1[2pi/a0] and a triangular confining
potential with an electric field Fz=1MV/cm. By increasing the number of grid points the FDM
solution converges to the PSM one.
Of course the subband structure changes continuously over a single triangle, but we only
know the energies at the vertexes. The energy dispersion has been linearly interpolated over
each triangle, thus the x and y velocity components are constant within each triangle.
Finally, we exploited the symmetry of the valence band to reduce the region of the k-plane
where the band-structure has to be calculated (see Figs.2.1, 2.2 and 2.3): for example, in the
(001)-plane and for unstrained silicon we calculated the band-structure in the interval (0÷pi/4)
as in Fig.2.12(a) (i.e. 1/8 of the entire circumference) and then rotated the bands to obtain
the complete energy dispersion. In more general terms, for (001), (110) and (111) crystal
orientations the band structure has been calculated between 0 and 2pi/iwcoeff (i.e. irreducible
wedge coefficient), where iwcoeff is equal to 8, 4 and 6, respectively (see Fig.2.12).
The symmetry of the energy dispersion can change not only with the crystallographic ori-
entation but also if we apply a shear stress component in the transport plane. For example, if
we consider (001) silicon and we apply a uniaxial strain component along the [110] direction we
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Figure 2.10: Due to the strong anisotropy of the valence band we need to solve Eq.2.18 for each
k point in a 2D space.
k
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Figure 2.11: Triangular grid used for the discretization of the 2 dimensional k-space. For each
node a quantized k·p problem has been solved. The first Brillouin zone has been approximated
by a circle and we employed a non-uniform grid in the [0 0.3](2pi/a0) interval. We used a smaller
step size for the modulus of k near k=0 to limit the total number of points while maintaining
a good accuracy
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Figure 2.12: Equi-energy curves for the (a) (100), (b) (110) and (c) (111) crystal orientations.
The shaded region highlights the portion of the plane where we compute the energy-dispersion.
By exploiting the symmetries we generate the band-structure in the remaining part of the plane.
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obtain a warped energy dispersion which has pi/2 symmetry (instead of pi/4). In our model, we
can account for arbitrary crystal orientations and strain configurations, which are automatically
included in the simulation.
2.4.1 Interpolation and integration over k
The bands are calculated on a triangular grid, but we need to interpolate them over each triangle
to obtain a continuous function. For simplicity we dropped the subband index in the following
equations. The linear interpolation of the energy dispersion over one simplex (i.e. triangle) S
can be written as
ES(kx, ky) = ES0 + a
S
x kx + a
S
y ky (2.36)
where the coefficients ES0 , a
S
x and a
S
y are uniquely defined by the vertexes of the simplex S and
the associated band energies, as sketched in Fig.2.13.
ky
kx
ykkx
S
E
SE (    ,    )
Figure 2.13: Linear interpolation of the energy dispersion over a single triangle S.
Of course, we have one set of coefficients for Eq.2.36 within each simplex and for each
subband. Hence we need an ordered data structure that contains the bands and the coefficients
for each triangle. From Eq.2.36 we readily see that subband velocity components along x and
y are constant for each simplex and equal
vSx =
aSx
h¯
vSy =
aSy
h¯
(2.37)
The computation of the hole concentration as well as the implementation of the MRT
method require to perform a large number of integrals in the 2 dimensional k space. The
standard approach requires to substitute the sum over all the states with an area integral:
1
A
∑
k
−→ nsp
(2pi)2
∫
d2k (2.38)
where A is the normalization area and nsp is the spin degeneracy factor. In the case of the
k·p the states have no spin degeneracy, so nsp=1 and will be dropped in the following of the
chapter. In our case we have to integrate over each simplex thus Eq.2.38 becomes
1
(2pi)2
∫
d2k −→ 1
(2pi)2
∑
S
∫
S
d2k (2.39)
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Since we know the analytical expression for the energy dispersion from Eq.2.36, the integrals
can be easily simplified. For example, if we were to integrate a generic function F over a triangle
S, Eq.2.39 would read
1
(2pi)2
∑
S
∫
S
d2k F (k) =
1
(2pi)2
∑
S
kxM∫
kxm
dkx
kyM (kx)∫
kym(kx)
dky F (kx, ky) (2.40)
where kxm and kxM are the minimum and the maximum value of kx in the S simplex. For each
value of kx we denote the minimum and maximum values of ky with kym(kx) and kyM (kx),
respectively. We are thus transforming an area integral to line integrals and to do so we need
to define a discretization for the kx grid.
Most of the integrals in the k space are equi-energy, because they contain a delta function
that selects only the final states with a given energy value, namely we use
1
(2pi)2
∑
S
∫
S
d2k F (k) δ(E(k)− E) (2.41)
In this case it is useful to change one integration variable in order to eliminate one integral.
From Eq.2.36 we can write
k′y =
E′ − ES0 − aSxkx
aSy
(2.42)
thus Eq.2.41 becomes
1
(2pi)2
∑
S
∫
S
d2k F (k) δ(E(k)− E) =
= 1(2pi)2
∑
S
1
aSy
∫
dkx
∫
dE′ F
(
kx,
E′−ES0 −aSxkSx
aSy
)
δ(E′ − E)
= 1(2pi)2
∑
S
1
aSy
∫
dkx F
(
kx,
E−ES0 −aSxkx
aSy
)
where we have used the delta function to reduce the second integral.
In the simple case of the density of states DOS the function F is simply 1 and one obtains
DOS(E) =
1
(2pi)2
∑
S
1
aSy
kxM (E)∫
kxm(E)
dkx =
1
(2pi)2
∑
S
kxm(E)− kxM (E)
aSy
(2.43)
In this case we analytically solved the integral, hence we don’t need to define a kx discretization
for each simplex.
The eigenfunctions we have calculated with the k·p problem are used to compute the hole
concentration which can be written as:
p(z) =
1
A
∑
k,n
|ψnk(z)|2 f0(En(k)) (2.44)
where f0 is the Fermi-Dirac occupation function and n is the subband index. Each wave function
ψnk(z) is normalized to one, i.e. ∫ W
0
dz |ψnk(z)|2 = 1, ∀n (2.45)
Using Eqs.2.38 and 2.40 we can rewrite Eq.2.44 as
p(z) =
1
(2pi)2
∑
S,n
|ψS,n(z)|2
kxM∫
kxm
dkx
kyM (kx)∫
kym(kx)
dky
1
1 + exp
(
En(k)−Ef
kBT
) (2.46)
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Now the wave function depends on the simplex S, in fact we transformed the wave function
doing an average of its squared modulus for each simplex and for each subband. Substituting ky
with the corresponding energy as in Eq.2.42 we can calculate the innermost integral obtaining
p(z) =
1
(2pi)2
∑
S,n
|ψS,n(z)|2
kxM∫
kxm
dkx
aSy
ln
1 + exp
(
Ef−ESn,m(kx)
kBT
)
1 + exp
(
Ef−ESn,M (kx)
kBT
)
 (2.47)
where {
ESn,m(kx) = E
S
n,0 + a
S
n,x kx + a
S
n,y kym
ESn,M (kx) = E
S
n,0 + a
S
n,x kx + a
S
n,y kyM
(2.48)
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2.5 8-bands k·p for direct-bandgap materials
In the last years, we have assisted to a growing interest in the use of direct-bandgap semicon-
ductors such as GaAs, InP or InAs for optoelectronic and logic applications [20, 21]. In order
to understand the properties of such materials, it is of utmost importance to correctly model
the energy dispersion in low-dimensional structures. In particular, for the applications we are
going to discuss in Chapter 6 we need to model the valence and conduction bands by using the
same Hamiltonian.
As in the case of the calculation of the valence band of semiconductors, there exist many
methods able to correctly reproduce the full band-structure of direct-bandgap materials. Being
a good trade-off between accuracy and computation burden, the 8-bands k·p represents for
us a very convenient choice. Since carrier transport is mainly governed by the modes with
eigenenergies close to the conduction and the valence band edges, the k·p method is still a very
good approximation [22]. The rest of this chapter will be devoted to the formulation we have
used to calculate the bands for bulk and low-dimensional systems.
When we include in the summation of Eq.2.9 the bands originating from the top of the
valence band and the bottom of the conduction band we can write the 8-bands k·p problem
for a bulk system as
H8ψn = Enψn (2.49)
Following [23], the 8-bands k·p Hamiltonian H8 can be written as
H8 =

C 0 P+/
√
6 0 P−/
√
2 −
√
2
3
Pz −Pz/
√
3 P+/
√
3
C −
√
2
3
Pz −P+/
√
2 0 −P−/√6 P−/√3 Pz/
√
3
−P +Q −S∗ R 0
√
3
2
S −√2Q
−P −Q 0 R −√2R S/√2
−P −Q S∗ S∗/√2 √2R∗
−P +Q √2Q
√
3
2
S∗
−P −∆so 0
−P −∆so

(2.50)
where
C = Eg + h¯
2
2m0
γc
(
k2x + k
2
y + k
2
z
)
P = h¯
2
2m0
γ1
(
k2x + k
2
y + k
2
z
)
Q = h¯
2
2m0
γ2
(
k2x + k
2
y − 2k2z
)
R = − h¯22m0
√
3
[
γ2(k2x − k2y)− 2iγ3kxky
]
S = h¯
2
2m0
γ3 2
√
3 (kx − iky)kz
P± = P0 (kx ± iky)
Pz = P0 kz
P0 =
√
Eph¯
2/2m0
γc = 1m∗c −
Ep
3
(
2
Eg
+ 1Eg+∆so
)
(2.51)
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and the modified Luttinger parameters γi are related to the Luttinger parameters γLi as
γ1 = γL1 − Ep3Eg
γ2 = γL2 − Ep6Eg
γ3 = γL3 − Ep6Eg
(2.52)
It has been recently argued that the spurious solutions of the differential operators obtained
by introducing the quantization in the k·p Hamiltonians are mainly caused by the possible
non-ellipticity of such operators [24]. To eliminate the spurious solutions in our k·p problem
the parameter Ep controlling the mixing of valence and conduction bands was set to the value
recommended in [24], which assures that the Hamiltonian operator be elliptic. All parameters
are listed in Tab.2.2 and were taken from [20, 24].
GaAs InP InAs AlAs
γc 2.5634 1.6037 2.2496 1.0188
Ep [eV] 20.0 16.0 18.0 18.0
γL1 6.98 5.08 20.00 3.76
γL2 2.06 1.60 8.50 0.82
γL3 2.93 2.10 9.20 1.42
m∗c [m0] 0.0670 0.0795 0.0260 0.1500
a0 [nm] 0.5653 0.5870 0.6060 0.5660
Eg [eV] 1.5190 1.4236 0.4170 3.0990
∆so [eV] 0.341 0.108 0.390 0.280
Table 2.2: Band structure parameters for the most common III-V compound semiconductors.
We extensively verified that the model is able to reproduce the results for the most common
III-V materials. Fig.2.14 shows the comparison between the bulk bands of GaAs calculated
with the 8-bands k·p Hamiltonian of Eq.2.50 using the parameters of Tab.2.2 and the results
of the Empirical Pseudo-Potential (EPM) method taken from [20]. The agreement between the
k·p and the EPM results is quite good along different directions in the Brillouin Zone.
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Figure 2.14: Bulk GaAs full-band structure along the [100] and [111] directions. 8-bands k·p
results (lines) compared with Empirical Pseudo-Potential (EPM) calculations (symbols) taken
from [20].
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2.5.1 8-bands k·p in presence of quantization
The purpose of our work was to use the 8-bands k·p model to simulate electron and hole trans-
port in nano-structures, in particular Gate-All-Around nanowires. The geometrical confinement
together with the applied electrostatic potential force us to include the quantization effects in
our model. In this section we will focus on the problem of the calculation of the subbands and
wave-functions in nanowires with the 8-bands k·p model. As in the case of the 6-bands k·p
model, the quantum mechanical ansatz ki → −i ∂/∂i leads to a set of eigenvalue differential
equation, but in this case the rank of the eigenvalue problem is bigger.
For an infinitely-long nanowire with a potential energy U(y, z) in the section, the 8-bands
k·p problem reads[
Hˆ8
(
kx,−i ∂
∂y
,−i ∂
∂z
)
+ IU(y, z)
]
ψnkx(y, z) = En(kx)ψnkx(y, z) (2.53)
where ψnkx is the n-th 8-component wave-function. When we discretize Eq.2.53 with the
method already seen in Section 2.3, we substitute each derivative with the corresponding dif-
ferentiation matrix. If we denote with Ny and Nz the number of discretization points along the
y and z directions, respectively, we thus end up with a 8(Ny + 1)(Nz + 1)× 8(Ny + 1)(Nz + 1)
matrix. We have to to calculate the eigenvalues and the eigenvectors of the discretized 2-D
Hamiltonian for each section of the device, which is too CPU and memory demanding with a
standard finite difference discretization. Hence, to speed up the determination of modes, the
2-D Schro¨dinger equation was solved by using a basis of sine functions; this reduces remarkably
the size of the problem in Eq.2.53 and corresponds to a transformation of the Hamiltonian
through the unitary matrices given by the basis of sine functions in the squared device section.
The details of this calculation are given in App.B.
Before using the discretized Hamiltonians in the transport model described in Chapter 6,
we extensively verified the formulations by calculating the subbands and the eigenfunctions for
confined systems.
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Figure 2.15: Valence subband structure for a 5nm-wide GaAs square nanowire along the [100]
direction calculated using the real-space (symbols) and the k-space transformations (lines) for a
flat potential. The labels real space and k-space refer to the solution of Eq.2.53 with a standard
finite difference discretization scheme or by using the basis of sine functions, respectively.
Fig.2.15 illustrates the valence subband structure for a square nanowire of GaAs, compar-
ing the real-space (symbols) and the k-space solutions (lines). We verified that 10 sine basis
functions are enough in order to reproduce the subbands in the presence of quantization, while
we need at least 20 points along y and z directions in real space. Fig.2.16 shows the squared
magnitude of the fundamental valence and conduction band wave functions for the same GaAs
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nanowire. The wave functions have been calculated either in k-space or in real space using
the standard finite difference discretization scheme and the pseudo-spectral methods (see Sec-
tion 2.3). The different approaches used to calculate the band-structure agree quite well but, in
general, the real space methods require a larger number of points and thus a larger eigenvalue
problem.
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Figure 2.16: Squared magnitude of the first valence band (left) and conduction band (right)
wave functions for a 5nm-wide GaAs square nanowire at kx=0. The wire is infinite along the
transport direction and the applied potential is flat. The eigenfunctions have been calculated
with the finite difference method (FDM), with the pseudo-spectral method (PSM) and with
the k-space transformations.
This analysis has been carried out for different materials and strain conditions. In all cases
we found that the k-space solution outperforms the real-space discretization in terms of matrix
size and thus of CPU time.
The geometrical quantization plays an important role in extremely narrow nanowires because
it increases the energy band gap. Fig.2.17 shows the band edges for a GaAs nanowire as a
function of the nanowire width W . It can be seen that the geometric quantization increases
the band gap value for W smaller than approximately 10nm. This could represent a problem
for tunneling-based devices. We will see in Section 7.2.2 that the drain current is substantially
reduced in very narrow nanowires.
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Figure 2.17: 5nm-wide GaAs square nanowire. Highest valence and lowest conduction subbands
as a function of nanowire width W .
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3.1 Introduction to the strain fabrication techniques
In the past few years strain has represented one of the most important means to enhancethe performance of MOS transistors [1]. Strain has been introduced for the first time in an
industrial 90nm CMOS technology by Intel [2] and, starting from that moment, a lot of effort
was devoted to optimize the strained devices on the technological side and to understand the
effects of strain on the modeling side.
The strain affects the device behavior in many ways. First of all, it has a direct impact
on the carrier transport in the device channel. Besides, other effects such as threshold voltage
shift, leakage of source-drain junctions, gate leakage current and reliability are affected by the
strain.
Mechanical strain translates in a small change of the atomic lattice constant. Since all
electrical and optical properties depend on the inter-atomic distance, strain has a great impact
on device behavior. Nowadays engineers are able to produce strained devices in a controlled
and stable way and over large manufacturing scale, so that a large bulk of experimental results
is also available.
This chapter is devoted to the strain technology. The first part briefly covers the existing
fabrication techniques to induce global and local strain. Section 3.2 introduces the theoretical
framework used to model the strain within the elastic approximation. Finally, Section 3.3
shows how we can include the strain effects in the k·p formalism and gives a few examples of
strained-band structure results.
3.1.1 Global strain techniques: the biaxial strain
The first experimental demonstrations where strain was exploited to enhance the carrier mo-
bility date back to the early 90s. The first papers regarding strain in MOS devices involved
biaxially strained silicon layers epitaxially grown on relaxed SiGe virtual substrates [3, 4]. This
is a global strain technique because the deformation is induced over a large surface, which often
corresponds to the entire wafer. We say that the silicon layer is biaxially strained because the
same strain is imposed along the two axes perpendicular to the growth direction.
As explained in Fig.3.1, the biaxial strain is induced by the lattice mismatch between the
silicon layer and the SiGe virtual substrate. The latter is much thicker and features a larger
lattice constant. When the silicon is grown on top of the SiGe, the silicon atoms are displaced
and the layer is under mechanical strain. By changing the mole fraction of Ge the magnitude of
the strain can be varied. The dual condition is also possible: a strained SiGe epitaxially grown
on top of a silicon virtual substrate. In this case the sign of the strain is opposite, namely the
strain is compressive.
The main disadvantage of the biaxial strain is that it induces the same strain configuration
for all devices. This represents a serious limitation because n- and p-MOS transistors are
affected in different ways by the strain. For example, a compressive biaxial strain increases the
hole mobility but, at the same time, decreases electron mobility.
3.1.2 Local strain techniques: the uniaxial strain
In the past few years, a lot of effort has been devoted to develop manufacture process steps able
to induce a local strain inside the channel of a single transistor. The two main techniques we
mention here are the Contact-Etch-Stop-Liners (CESL) [5, 6] and the SiGe or SiC source-drain
stressors [7, 8, 9]. Both techniques can be used to induce tensile or compressive strain inside
the channel. As we will see in Chapter 5, tensile and compressive strain are favorable for n-
and p-MOS transistors, respectively. The local strain techniques induce almost uniaxial strain
configurations, i.e. there is a dominant strain component along a particular direction.
Fig.3.2 shows a sketch of a silicon transistor with SiGe embedded in the source-drain regions.
This configuration induces a compressive uniaxial strain inside the channel and thus is favorable
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Figure 3.1: Left: relaxed Si and SiGe lattices. Right: biaxially strained silicon grown on a SiGe
virtual substrate. The arrows show the strain directions.
for p-type transistors.
The main drawback of local strain techniques is that the strain levels are usually lower with
respect to global techniques, so the performance enhancements are reduced.
Figure 3.2: Sketch of the strain produced SiGe source-drain stressors in the channel of a MOS
transistor.
3.2 Elastic deformation of a cubic crystal
This section presents the mathematical framework for the description of the effect of strain in
solids, with a particular emphasis on crystalline semiconductors. We treat the material as a
continuous medium rather than a lattice of atoms. By doing so and limiting our analysis to
small deformations, we can use elastic theory to couple stress and strain. The notations used
here for stress and strain are consistent with [10].
3.2.1 Stress and strain: definitions and relations
Stress
According to the theory of elasticity, the deformation is produced by internal forces within a
body. To describe these forces we use the stress tensor T as illustrated in Fig.3.3, where the
components of the full stress tensor have been sketched as forces per unit area (pressure) acting
on an infinitesimal cube. For example, Txx is the pressure applied normally on the x-face, Txy
is the pressure on the x-face applied along the y-direction and so on. The sign of the axial
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stress is positive if the force is oriented outward from the inside of the cube and vice-versa. By
doing so, tensile and compressive stress have positive and negative sign, respectively.
Figure 3.3: Components of the stress tensor.
The stress tensor has in general 9 components which can be organized in a matrix:
T =
 Txx Txy TxzTyx Tyy Tyz
Tzx Tzy Tzz
 (3.1)
where Tii are the axial components and Tij are the shear components (with i=x,y,z and j 6= i).
The equilibrium condition requires that
Txy = Tyx; Tyz = Tzy; Txz = Tzx (3.2)
Hence, the tensor in Eq.3.1 is symmetric and can be written as a column vector with 6 inde-
pendent components
T =

Txx
Tyy
Tzz
Tyz
Txz
Txy
 =

T1
T2
T3
T4
T5
T6
 (3.3)
Strain
The strain in solids causes the change of the position of each unit cell. We start by defining a
coordinate system where the origin is the position of a single atom of the unstrained material
and the sample point is denoted with r=(x,y,z). When strain is applied, both the origin and
the sample point are displaced, thus the new position for the sample point r′ can be written as
r′ = r+ u(r) (3.4)
where we have introduced the vector u(r), which represents the strain induced relative displace-
ment for the point r under weak strain. We assume that u(0)=0. For small strain values, the
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displacement u(r) can be approximated in terms of Taylor expansion: uxuy
uz
 '

∂ux
∂x
∂ux
∂y
∂ux
∂z
∂uy
∂x
∂uy
∂y
∂uy
∂z
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∂uz
∂y
∂uz
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
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z
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(3.5)
If there is no rotational motion, the second term in Eq.3.5 must be zero. Hence, we can write
the displacement as  uxuy
uz
 =
 εxx εxy εxzεyx εyy εxz
εzx εzy εzz
 xy
z
 (3.6)
where we have defined the strain tensor
ε =
 εxx εxy εxzεyx εyy εxz
εzx εzy εzz
 (3.7)
As it can be inferred from the definitions, the strain represents the relative lattice deformation
of a solid under a weak mechanical stress and is a unitless quantity. As the stress tensor T, the
strain ε is symmetric, i.e.
εxy = εyx; εyz = εzy; εxz = εzx , (3.8)
and can be written as a 6-components column vector
ε =

εxx
εyy
εzz
εyz
εxz
εxy
 =

ε1
ε2
ε3
ε4
ε5
ε6
 (3.9)
The vector notation is useful when we write the equations relating stress and strain.
3.2.2 Relations between stress and strain
A solid crystal is generally anisotropic, thus the relation between stress and strain is a tensorial
equation
εij =
3∑
k,l
Sijkl Tkl (3.10)
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where ε and T are 3×3 matrices and S is the fourth-order compliance tensor. We have already
seen that at the equilibrium we can write the stress and the strain as 6-components column
vectors, hence Eq.3.10 is re-written as:
εi =
3∑
j
Sij Tj (3.11)
The symmetries of cubic semiconductors (like silicon, germanium and zinc-blende III-V mate-
rials) allow to express the compliance matrix S in terms of only three independent compliance
constants, thus the matrix relation between stress and strain reads
εc,xx
εc,yy
εc,zz
εc,yz
εc,xz
εc,xy
 =

S11 S12 S12 0 0 0
S12 S11 S12 0 0 0
S12 S12 S11 0 0 0
0 0 0 S44/2 0 0
0 0 0 0 S44/2 0
0 0 0 0 0 S44/2


Tc,xx
Tc,yy
Tc,zz
Tc,yz
Tc,xz
Tc,xy
 (3.12)
Eq.3.12 holds if the stress and strain are written in the Crystal Coordinate System (CCS), and
for this reason we have introduced the symbols Tc,ij and εc,ij .
The inverse relation of Eq.3.12 reads
Tc,xx
Tc,yy
Tc,zz
Tc,yz
Tc,xz
Tc,xy
 =

C11 C12 C12 0 0 0
C12 C11 C12 0 0 0
C12 C12 C11 0 0 0
0 0 0 2C44 0 0
0 0 0 0 2C44 0
0 0 0 0 0 2C44


εc,xx
εc,yy
εc,zz
εc,yz
εc,xz
εc,xy
 (3.13)
where Cij are the elements of the elastic stiffness matrix C. The compliance and stiffness
parameters are related by
S11 =
C11 + C12
(C11 − C12)(C11 + 2C12)
−S12
S11
=
C12
C11 + C12
(3.14)
S44 =
1
C44
The numerical values for Sij and Cij can be found in Tab.3.1. We emphasize that Eqs.3.12 and
3.13 are valid if the stress and the strain are written in the CCS. In the following section we
will see what happens if this condition is not true, i.e. how we can generalize the elastic law
for general stress and strain conditions.
3.2.3 Coordinate transformation for tensors of the second rank
If we have a general stress configuration and we want to calculate the corresponding strain
condition, a more general expression than Eq.3.12 is needed. We need to know how a tensor of
the second rank (matrices S orC in our case) transforms under a rotation of the coordinate axes.
In order to do so, we need to define two coordinate systems: the Crystal Coordinate System
(CCS) and the Device Coordinate System (DCS) (see Fig.3.4), which differ by a rotation.
A general vector r, which is represented by the triplet (xc,yc,zc) in the CCS, can be expressed
in the DCS by using the rotation matrix RC→D from the CCS to the DCS defined as xy
z
 = RC→D
 xcyc
zc
 (3.15)
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Si Ge GaAs InP InAs
C11 [1010Pa] 16.6 12.6 11.88 10.22 8.33
C12 [1010Pa] 6.4 4.4 5.38 5.73 4.53
C44 [1010Pa] 7.96 6.77 5.94 4.42 3.96
S11 [10−12Pa−1] 7.67 9.69 11.73 16.39 19.45
S12 [10−12Pa−1] -2.13 -2.51 -3.66 -5.89 -6.85
S44 [10−11Pa−1] 1.26 1.48 1.69 2.26 2.53
Table 3.1: Elastic compliance and stiffness parameters for Si, Ge (from [10]) and some III-V
compounds (from [11]).
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Figure 3.4: Sketch of the Crystal Coordinate System (CCS) (xc,yc,zc) and Device Coordinate
System (DCS) (x,y,z).
where
RC→D =
 l1 m1 n1l2 m2 n2
l3 m3 n3
 (3.16)
The columns of RC→D are the components, expressed in the DCS, of the three unit vectors in
the CCS. The inverse relation reads xcyc
zc
 = RD→C
 xcyc
zc
 (3.17)
where
RD→C = R−1C→D (3.18)
Since RC→D is a unitary matrix, then
RD→C = RtC→D (3.19)
where the superscript t denotes the transpose operation.
It can be verified that any matrix Ac representing a linear relation in the CCS can be
represented in the DCS (where we call it A) via the transformation
A = RC→DAcRtC→D (3.20)
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The strain εc and the stress Tc in the CCS follow the same rule:
ε = RC→D εcRtC→D
T = RC→DTcRtC→D
(3.21)
If we combine Eqs.3.21 and 3.16 and we use the vector notation for stress and strain (see Eq.3.9)
we can write
εxx
εyy
εzz
εyz
εxz
εxy
 =

l21 m
2
1 n
2
1 2m1n1 2n1l1 2l1m1
l22 m
2
2 n
2
2 2m2n2 2n2l2 2l2m2
l23 m
2
3 n
2
3 2m3n3 2n3l3 2l3m3
l2l3 m2m3 n2n3 m2n3 +m3n2 n2l3 + n3l2 m2l3 +m3l2
l3l1 m3m1 n3n1 m3n1 +m1n3 n3l1 + n1l3 m3l1 +m1l3
l1l2 m1m2 n1n2 m1n2 +m2n1 n1l2 + n2l1 m1l2 +m2l1


εc,xx
εc,yy
εc,zz
εc,yz
εc,xz
εc,xy

(3.22)
which can be written in a compact way as
ε = R6,C→D εc (3.23)
where
R6,C→D =

l21 m
2
1 n
2
1 2m1n1 2n1l1 2l1m1
l22 m
2
2 n
2
2 2m2n2 2n2l2 2l2m2
l23 m
2
3 n
2
3 2m3n3 2n3l3 2l3m3
l2l3 m2m3 n2n3 m2n3 +m3n2 n2l3 + n3l2 m2l3 +m3l2
l3l1 m3m1 n3n1 m3n1 +m1n3 n3l1 + n1l3 m3l1 +m1l3
l1l2 m1m2 n1n2 m1n2 +m2n1 n1l2 + n2l1 m1l2 +m2l1
 (3.24)
The inverse relation reads
εc = R−16,C→D ε (3.25)
Similar expressions exist for the stress T, that is we have
T = R6,C→DTc (3.26)
and
Tc = R−16,C→DT (3.27)
When we simulate a device in presence of strain, we often know the stress T in the DCS. In
order to calculate the strained band-structure, however, we need the strain in the CCS εc (see
Section 3.3). To this purpose we can combine Eqs.3.12 and 3.27 to obtain
εc = SR−16,C→DT (3.28)
As an example, we consider the presence of a uniaxial stress equal to Txx = σ along the
[110]/(001) direction. The stress in the DCS is
T =

Txx
Tyy
Tzz
Tyz
Txz
Txy
 =

σ
0
0
0
0
0
 (3.29)
and the rotation matrix RC→D from the CCS to the DCS reads
RC→D =
 1/√2 1/√2 0−1/√2 1/√2 0
0 0 1
 (3.30)
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We can readily calculate R−16,C→D:
R−16,C→D =

1/2 1/2 0 0 0 −1
1/2 1/2 0 0 0 1
0 0 1 0 0 0
0 0 0 1/
√
2 1/
√
2 0
0 0 0 −1/√2 1/√2 0
1/2 −1/2 0 0 0 0
 (3.31)
According to Eq.3.27 the stress in the CCS is equal to
Tc = R−16,C→DT =

σ/2
σ/2
0
0
0
σ/2
 (3.32)
Now we can use Eq.3.12 to calculate the strain in the CCS:
εc = S Tc =

S11 S12 S12 0 0 0
S12 S11 S12 0 0 0
S12 S12 S11 0 0 0
0 0 0 S44 0 0
0 0 0 0 S44 0
0 0 0 0 0 S44


σ/2
σ/2
0
0
0
σ/2

=

(S11 + S12)σ/2
(S11 + S12)σ/2
S12 σ
0
0
S44/2σ
 =

xx
yy
zz
yz
xz
xy
 (3.33)
Further examples can be found in [10].
3.3 Inclusion of strain in the k·p method
3.3.1 Strained 6-bands k·p Hamiltonian
The effect of strain can be naturally included in the 6-bands k·p model for the calculation of
the band-structure [12, 13]. In particular, strain can be included in the total Hamiltonian by
modifying Eq.2.18 as [
H
(
k,−i ∂
∂z
)
+Hε + IU(z)
]
ψk(z) = E(k)ψk(z) (3.34)
where Hε is the strain operator, namely a k-independent 6x6 matrix. This operator is given
by [14]
Hε =
(
D 0
0 D
)
(3.35)
where D is the 3×3 matrix
D =
 lεc,xx +m(εc,yy + εc,zz) nεc,xy nεc,xznεc,xy lεc,yy +m(εc,xx + εc,zz) nεc,yz
nεc,xz nεc,yz lεc,zz +m(εc,xx + εc,yy)

(3.36)
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and εc,ij are the components of the strain tensor in the CCS. The deformation potentials l, m,
n have been calibrated by comparison to the results of pseudo-potential calculations and the
values for silicon and germanium are reported in Tab.2.1. It has been demonstrated that the
k·p model is quite accurate for the calculation of band-structure in either strained materials or
quantized systems by comparing the calculated band-structure with the results of a full-band
model [15] (namely the Linear Combination of Bulk Bands).
Examples of strained band-structure
The first step in order to assess the potentials of strain in semiconductor devices is the calcula-
tion of the strained energy dispersion. In the following we present a few examples of strained
valence band-structures calculated for different strain conditions and surface orientations.
Fig.3.5 shows the impact of biaxial strain on the lowest subband in Si for different values of
the Ge mole fraction. This type of strain does not change the in-plane symmetry, but produces
a remarkable deformation of the band-structure. In particular, if we increase the biaxial tensile
strain by augmenting the Ge content of the virtual substrate, the curvature and consequently
the effective mass are reduced.
unstr
20% [Ge]
50% [Ge]
[010]
[100]
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Figure 3.5: (001) hole inversion layer. Equi-energy curves for the lowest subband at 25meV
from the subband minimum. Solid line: unstrained. Dashed line: 20% Ge. Dotted-dashed:
50% Ge. Triangular well with a confining field Fc =0.7 MV/cm.
Fig.3.6 compares the impact of [110]/(001) uniaxial strain on the electrons and hole equi-
energy lines. The stress is tensile and compressive for n- and p-MOSFETs, respectively. The
conduction band curves have been calculated according to the analytical expressions of [16]. As
it can be seen, the effect of band warping is much more pronounced in the case of holes, for the
same stress magnitude of 1GPa. Loosely speaking, we may say that the compressive [110] stress
reduces significantly the hole effective transport mass, that is related to the magnitude k of
the wavevector in the [110] direction of the plot. The reduction of the electron transport mass
obtained with the tensile [110] stress is only modest compared to what observed for holes. It
should be noted that, contrary to the biaxial stress configuration of Fig.3.5, the uniaxial strain
changes the in-plane symmetry.
Fig.3.7 reports a self-consistent band structure calculated for an unstrained and uniaxially
strained p-type FinFET (see Section 5.2), where the quantization direction is perpendicular
to the (110) plane. Also in this case the uniaxial strain induces a strong deformation of the
hole band-structure for both compressive and tensile stress. The k·p model developed in this
work is able to take into account for arbitrary crystal orientations and strain configurations by
calculating the band-structure symmetries and exploiting them by limiting the computation of
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Figure 3.6: (a) (001) electron inversion layer and (b) (001) hole inversion layer. Equi-energy
curves for the lowest subband at an energy 25 meV and 50 meV above the subband minimum.
Solid line: unstrained. Dashed line: 1GPa tensile/compressive stress along the [110] direction
for (a)/(b). The stress yields a strong deformation of the band-structure. A triangular well
with a confining field Fc =0.7 MV/cm is imposed in both (a) and (b) cases.
the bands to the smallest possible portion of the 2D k-space plane from which the complete
energy dispersion can be obtained by simple symmetry transformations (see Fig.2.12).
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Figure 3.7: Self-consistent simulation of a p-type FinFET. Hole equi-energy contour plots for
the lowest subband at 100meV from the subband minimum for unstrained or strained (110)
inversion layer. Tensile or compressive uniaxial stress in the [110] direction ±1.5GPa. The
inversion hole density is Pinv=8·1012 cm−2.
As a final remark, it should be noted that is not so trivial to examine these results in terms
of insightful quantities as effective masses or energy shifts (as already done for the conduction
band in [16]). This is caused by the strong band warping that makes it problematic to write
simple analytical expression for the band edges and effective masses. What can be done is to
calculate a sort of mobility effective mass for each subband, which is weighted over the in-plane
angle and depends on the energy [17]. This information together with the subband occupation
helps understand the effects of strain and has been applied in the case of uniaxial strain in
(001) hole inversion layers in [18].
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3.3.2 Strained 8-bands k·p Hamiltonian
When we include the strain in the 8-bands k·p theory, Eq.2.49 must be modified as
(H8 +H8,ε)ψn = Enψn (3.37)
Following [19], the Hermitian 8×8 strain interaction matrix H8,ε entering Eq.3.37 reads
H8,ε =

ac e 0 −v∗ 0 −
√
3 v
√
2u u −√2 v∗
ac e
√
2u −√3 v∗ 0 v −√2 v −u
−p+ q −s∗ r 0 √3/2 s −√2 q
−p− q 0 r −√2 r s/√2
−p− q s∗ s∗/√2 √2 r∗
−p+ q √2 q √3/2 s
−av e 0
−av e

(3.38)
where
e = εc,xx + εc,yy + εc,zzp = av e
q = b [εc,zz − (εc,xx + εc,yy)/2]
u = P0√
3
(εc,xz kx + εc,yz ky + εc,zz kz)
v = P0√
6
[(εc,xx − i εc,xy) kx + (εc,xy − i εc,yy) ky + (εc,xz − i εc,yz) kz]
r =
√
3
2 b (εc,xx − εc,yy)− i d εc,xy
s = −d (εc,xz − i εc,yz)
(3.39)
and εc,ij is the general component of the strain tensor in the CCS. The strain deformation
potentials for some III-V compound semiconductors are listed in Tab. 3.2. It should be noted
that, contrary to the 6-bands k·p case, the strain interaction matrix H8,ε depends on the wave-
vector components ki. However, the inclusion of strain in the k·p method does not increase the
computational burden because the rank of the matrices does not change.
ac av b d
GaAs -7.17 -1.16 -2.0 -4.8
InP -6.0 -0.6 -2.0 -5.0
InAs -5.08 -1.00 -1.8 -3.6
Table 3.2: Strain deformation potentials entering Eqs.3.38 and 3.39 (in [eV]) taken from [20].
The examples of strained band-structure calculated with the 8-band k·p model will be
presented in Chapter 7, where we will see how the strain affects the performances of InAs
nanowire Tunnel-FETs designed for low power consumption applications.
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This chapter is devoted to the description of the semi-classical approach with a special
emphasis on the momentum relaxation time approximation for holes.
4.1 Introduction to the semi-classical approach
The high electric fields present in modern nanoelectronic devices and the reduced dimensionspush the carriers far from equilibrium, hence we need a model capable to handle any type
of transport condition, from equilibrium to far-from-equilibrium. Many approaches have been
developed in the past years to simulate carrier transport in nanodevices. Among them, we
mention here the full-quantum approaches, capable to take into account the wave-nature of
charged particles. One popular full-quantum method is the so called Non-Equilibrium Green’s
Function formalism [1], which will be treated in detail in Chapter 6. A full-quantum approach
is often very expensive from the computational point of view, hence semi-classical models have
been successfully employed over the years.
In the semi-classical approach [2, 3, 4] each carrier is treated like an electrically charged
classical particle which obeys the Newton and Maxwell laws of classical physics. It is called semi-
classical because quantum mechanics enters the calculation of the subbands and the expressions
for scattering rates, i.e. when we model the interaction between the carrier and phonons,
impurities or spatial roughness of the interfaces.
A necessary condition for the semi-classical approach to be valid is that the potentials in-
duced from the outside be slowly-varying compared to the crystal potential and to the thermal
wavelength of the carriers λ = h¯/
√
2pim∗kBT . Moreover, the mean-free-path between consecu-
tive collisions must be much longer than the De Broglie wavelength λDB , because the carriers
must have a well-defined energy. Finally, since scattering events are described as instantaneous
events and are localized in space, there is a lower limit to the time scale and to the device
dimensions we can simulate [5].
Section 4.2 introduces the basic equation of the semi-classical picture, namely the Boltz-
mann Transport Equation (BTE). In the same section of this chapter we treat the theory of the
Momentum Relaxation Time (MRT), which is an approximation of the BTE and the method
we use to compute low-field mobility. Section 4.3 presents the problem of the self-consistency
together with the Poisson equation, which controls the electrostatics inside the device. Sec-
tion 4.4 covers the theory of scattering, with a special focus on the expressions we derived for
hole inversion layers in the MRT framework. Finally, Section 4.5 presents the calibration results
for both unstrained and strained bulk p-MOSFETs.
4.2 The Boltzmann Transport Equation (BTE)
In order to describe the device behavior within the semiclassical framework, the most important
quantity we need to know is the distribution function f(r,k, t), which represents the general-
ization of the Fermi-Dirac distribution for an out-of-equilibrium carrier gas. f(r,k, t) expresses
the probability of occupation of a state in the (r,k)-space (namely the phase space), that is the
probability that the state in r with wave-vector k is filled at the time instant t. Once we know
the distribution function we can calculate the charge, the average carrier velocities, the current
density and the average kinetic energy of the carriers.
The distribution function f(r,k, t) satisfies the Boltzmann Transport Equation (BTE) which,
for a 3D carrier gas, reads
∂f(r,k, t)
∂t
+ v · ∇rf(r,k, t) + eF(r) · 1
h¯
∇kf(r,k, t) = ∂f(r,k, t)
∂t
∣∣∣∣
scatt
(4.1)
where v is the carrier velocity, e is the electron charge, F is the electric field and ∂f(r,k, t)/∂t|scatt
is the rate of variation of the distribution function related to the scattering mechanisms. The
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BTE can be viewed as a balance of particle fluxes in the phase space where the distribution is
different from the equilibrium-one because of a non-uniform distribution function in real-space
∇rf(r,k, t), or due to an applied external field F or any scattering event.
One of the most popular methods to solve exactly the BTE is the Monte-Carlo method (see
for instance [6, 7, 8]), which is a widely used technique to solve integro-differential equations.
When applied to the BTE, the basic algorithm consists in the simulation of a wide number of
classical particles’ trajectories, which are stopped by random scattering events. The detailed
treatment of the BTE and of the Monte Carlo method goes beyond the scope of this thesis;
interested readers can find further details in [2, 3, 9].
4.2.1 The BTE in inversion layers
When we model the carrier transport in inversion layers, where we cannot neglect the presence
of subbands, Eq.4.1 cannot be used in a straightforward manner. The dimensionality of the
problem changes, thus the 3D vectors r and k of Eq.4.1 become 2D vectors, and, moreover,
the state of a carrier is described by the subband index i. When dealing with multiple valley
systems, we have to consider also the valley index, which complicates somewhat the picture
and the notation. In the case of hole inversion layers modeled with the k·p approximation all
relevant subbands are at the Γ point, so, in what follows, the valley index will not be included
in the notation.
A basic assumption of the semi-classical approach is that a particle can change subband
only due to scattering events [10]. This is not the case for full-quantum approaches, as we will
see in Chapter 6.
The BTE for an inversion layer reads
∂fi(r,k, t)
∂t
+ vg · ∇rfi(r,k, t)−∇kfi(r,k, t) · 1
h¯
∇rεi = ∂fi(r,k, t)
∂t
∣∣∣∣
scatt
(4.2)
where fi(r,k, t) is the probability to find a particle in the position r, with 2D wave-vector k in
the subband i and at time t. If we can separate the r and k dependencies of the energy of the
energy eigenvalue Ei(r,k) and write it as the sum of a parallel (in-plane) energy Ep(k) and a
subband energy εi(r) [3], i.e.
Ei(r,k) = Ep(k) + εi(r) , (4.3)
the group velocity vg can be written as as
vg =
1
h¯
∇kEi(k) (4.4)
The gradient of εi in Eq.4.2 is the driving force:
dk
dt
= − 1
h¯
∇rεi(r) (4.5)
For the case of non-parabolic band structures is not possible to separate the r and k depen-
dencies of the energy and thus writing Eq.4.3, and the definition of Ei(r,k) is in general not
additive.
The most complicated part of the BTE is represented by the scattering mechanisms, which
enter the right-hand side of Eq.4.2. We can re-write the scattering term as the difference
between the incoming flux Sin and the out-coming one Sout:
∂fi(r,k, t)
∂t
∣∣∣∣
scatt
= Sin − Sout (4.6)
The out-coming flux reads:
Sout = fi(r,k, t)
∑
k′,i′
Si,i′(k,k′, r)[1− fi′(r,k′, t)] (4.7)
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where Si,i′(k,k′, r) is the scattering rate from state k in subband i to state k′ in subband i′ at
the position r [3]. The in-coming flux reads:
Sin =
∑
k′,i′
fi′(r,k′, t)Si′,i(k′,k, r)[1− fi(r,k, t)] (4.8)
Starting from this derivations, the next section presents the method of the Momentum
Relaxation Time approximation to solve the BTE for small displacements from the equilibrium
and for a uniform transport condition.
4.2.2 Momentum Relaxation Time (MRT) approximation
The MRT method is a widely used approximation of the BTE to calculate carrier mobility in
low-dimensional as well as bulk systems. In this work we will discuss only the MRT for hole
inversion layers. The MRT is valid only for small displacements from the equilibrium and when
for a uniform transport condition, hence when the distribution function fi, the scattering rates
Si,i′ and all macroscopic quantities do not depend on the position r.
Let us start by writing the distribution function as the equilibrium one plus a small dis-
placement, i.e.
fi(k) = f0(Ei(k)) + f1i (k) (4.9)
where f0 is the equilibrium Fermi-Dirac distribution function, which reads
f0(E) =
1
1 + exp
(
E−EF
kBT
) (4.10)
and f1i (k) represents the difference between the actual distribution function and the equilibrium
one. Ei(k) represents the total energy corresponding to the wave-vector k, EF is the Fermi
energy, kB is the Boltzmann constant and T is the temperature.
If we now consider the uniform transport condition, i.e. ∇rf=0, and we suppose that the
gas is subject to a small electric field F=Fd eˆd (where eˆd is the unit vector along the direction
d=x or y), we can re-write f1i (k) as [3]
f1i (k) = e τi,d(k)F · vi(k)
∂f0(Ei(k))
∂E
= e τi,d(k)Fd vi,d(k)
∂f0(Ei(k))
∂E
, d ∈ {x, y} (4.11)
where vi,d is the group velocity component along the direction d in the subband i and Fd is the
electric field component along d. Eq.4.11 defines the quantity τi,d(k), which is the relaxation
time along the direction d and in the subband i.
Starting from Eq.4.11 and after some manipulations [3], it can be demonstrated that the
right-hand side of Eq.4.6 can be expressed in terms of the relaxation time τi,d(k) as
Sin − Sout = −fi(k)− f0(Ei(k))
τi,d(k)
= − f
1
i (k)
τi,d(k)
(4.12)
If the electric field F is zero, we can combine Eqs.4.2 and 4.12 to write:
∂fi(k, t)
∂t
= −fi(k)− f0(Ei(k))
τi,d(k)
(4.13)
which tells us that the relaxation time τi,d(k) is the time constant for the system to decay to its
equilibrium condition thanks to scattering events. The larger τi,d(k) the more time the system
needs to recover equilibrium condition, thus the weaker the scattering and vice-versa.
From Eq.4.11 we infer that the problem of the calculation of low-field mobility can be divided
in two fundamental steps: the first step consists in calculating the relaxation time τi,d(k) and
then in computing the mobility. The remaining part of this section gives the mathematical
formulations used to calculate both quantities, starting from the relaxation time.
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Relaxation time calculation
It can be demonstrated that, starting from Eqs.4.6–4.7 and Eq.4.11, with some manipulations
and in the spirit of small deviations from equilibrium, the total relaxation time τi,d along d and
in subband i reads [3, 11]
1
τi,d(k)
=
∑
j,k′
Si,j(k,k′)
1− f0(Ej(k′))
1− f0(Ei(k))
[
1− τj,d(k
′)vj,d(k′)
τi,d(k)vi,d(k)
]
(4.14)
where, according to Fermi’s golden rule, the scattering rate is written as
Si,j(k,k′) =
2pi
h¯
|Mi,j(q)|2 δ[Ej(k′)− Ei(k)−∆E(q)] (4.15)
where Mi,j is the matrix element between the subbands i and j for an exchanged wavevector
q = (k′ − k) and ∆E is the energy exchanged during the scattering event, which can be either
positive (i.e. absorption of inelastic phonons) or negative (emission of inelastic phonons).
Eq.4.14 does not represent an explicit expression for τi,d because the momentum relaxation
time appears also in the r.h.s. This complicates the calculation of the relaxation time and forces
us to solve a problem where the relaxation times in all subbands are coupled by Eq.4.14.
For isotropic scattering mechanisms such as electron-phonon scattering, however, it can
be demonstrated [3] that the term in square brackets in Eq.4.14 simplifies to 1. Hence, by
combining Eqs.4.14 and 4.15 the relaxation time for a generic isotropic scattering mechanism
can be written as
1
τi,d(k)
=
2pi
h¯
∑
j,k′
|Mi,j(q)|2 1− f0(Ej(k
′))
1− f0(Ei(k)) δ[Ej(k
′)− Ei(k)−∆E0] (4.16)
where ∆E0 is the phonon energy, and the term vj,d(k′)/vi,d(k) reduces to zero when we perform
the sum over k′.
For anisotropic scattering mechanisms, the matrix element and the exchanged energy depend
on the the exchanged wavevector q, thus we cannot use Eq.4.16. For scattering with surface
roughness and ionized impurities it is widely accepted to treat as elastic (E(k′) = E(k)) and
include only intra-subband scattering events (i=j). The reader can find in Section 4.4.2 the
final formulation for surface roughness relaxation time.
Section 4.4 presents the expression we used for the calculation of the relaxation time for the
case of hole inversion layers with the k·p model and for both acoustic and optical phonons and
surface roughness scattering mechanisms.
Low field mobility
In general, the distribution function f1i (k) can produce non-zero current density components
both along x and y directions. For a 2-D carrier gas we say that either the current density Ji,d
or the relaxation time τi,d can have non-zero x and y components, hence the low-field mobility,
which relates the current density and the electric field Fd, is a 2×2 matrix:
Ji,x = ePi (µi,xxFx + µi,xyFy)
Ji,y = ePi (µi,yxFx + µi,yyFy)
(4.17)
where Pi is the inversion hole density in the subband i. We re-write the first equation of 4.17
as
Ji,x =
e
A
∑
k
vi,x(k) f1i (k) (4.18)
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By substituting Eq.4.11 into Eq.4.18 we can readily calculate the xx and xy hole mobility
components in the subband i as
µi,xx = ePi
1
A
∑
k v
2
i,x(k) τi,x(k)
∣∣∣∂f0(Ei(k))∂E ∣∣∣
µi,xy = ePi
1
A
∑
k vi,x(k) vi,y(k) τi,y(k)
∣∣∣∂f0(Ei(k))∂E ∣∣∣ (4.19)
Eq.4.19 is also known as the Kubo-Greenwood formula.
The sums over k in Eq.4.19 are converted to integrals as explained in Section 2.4.1. By
doing so and using Eqs.2.38 and 2.39 to re-write Eq.4.19 we readily obtain
µi,xy =
e
kBT Pi
1
(2pi)2
∑
S
∫
S
d2k vi,x(S) vi,y(S) τi,x(k)
∣∣∣∣∂f0(Ei(k))∂E
∣∣∣∣ (4.20)
where we have assumed constant velocities inside each simplex (see Eq.2.37). Another useful
approximation consists in supposing a constant relaxation time for each simplex, whose value
corresponds to the average between the relaxation time values at the vertexes of each triangle.
We verified that, for a sufficiently dense triangular mesh, this approximation does not change
the results in terms of mobility and hole concentration.
Now we can proceed as already done for the hole concentration and substitute ky as in
Eq.2.46 to obtain
µi,xy =
e
kBT Pi
1
(2pi)2
∑
S
vi,x(S) vi,y(S) τi,x(S)
× 1
aSi,y
kxM∫
kxm
dkx
 1
1 + exp
(
Ei,m(kx)− Ef
kBT
) − 1
1 + exp
(
Ei,M (kx)− Ef
kBT
)
(4.21)
which can be finally simplified as
µi,xy =
e
kBT Pi
1
(2pi)2
∑
S
vi,x(S) vi,y(S) τi,x(S)
×kBT
aSi,y
log

1 + exp
(
Ef − (ESi,0 + aSi,x kxm + aSi,y kym)
kBT
)
1 + exp
(
Ef − (ESi,0 + aSi,x kxM + aSi,y kyM )
kBT
)
 (4.22)
All above considerations are valid for the calculation of the mobility in a single subband i.
At room temperature many subbands contribute to the current density, thus the total current
density is given by the sum of the current carried by all subbands. Defining Pinv as the total
hole inversion charge
Pinv =
∑
i
Pi , (4.23)
the total mobility is equal to
µxy =
∑
i
Pi µi,xy
Pinv
(4.24)
By doing so, the most occupied subbands will dominate the final value of the low-field mobility.
What we have derived in Eqs.4.20-4.24 is valid for all µij components. In particular, when
we consider low-field mobility in long channel devices, the only component we are interested in
is µxx, which is usually referred to as the effective channel mobility.
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Multiple scattering mechanisms
In case of multiple scattering mechanisms the MRT further allows us to investigate all scattering
mechanisms one by one. On the other hand, when we want to consider the overall effect on the
low-field mobility, the relaxation time in the subband i (τi) entering Eqs.4.19 and 4.20 should
be the total relaxation time in the subband i. This quantity can be evaluated approximately
as:
1
τi(k)
=
∑
m
1
τi,m(k)
(4.25)
where m denotes the scattering mechanism. Section 4.4 describes how we computed the relax-
ation time for different sources of scattering, namely acoustic and optical phonons and surface
roughness scattering.
4.3 Self-consistent solution
When we calculate the band-structure with the k·p model discussed in Section 2.2, the electro-
static potential is an input for the calculation of the subbands. Obviously, the first guess we
use for the potential is usually far from the real profile, thus we need to couple the Schro¨dinger
equation (k·p in our case) and the Poisson equation in a self-consistent loop [3]. During the
first part of the PhD activity, we developed a complete simulator which couples the k·p model
for hole inversion layers and the Poisson equation, and then calculates the low-field mobility in
inversion layers as explained in Section 4.2.2.
This section presents the simulator structure together with the Poisson equation.
4.3.1 Simulator structure
In Fig.4.1 the simulator flowchart has been reported. With this approach we are able to simulate
any device with one-dimensional confinement such as bulk MOSFETs, single gate (SG) and
double gate (DG) ultra-thin-body UTB-SOI FETs. Once we have defined the device structure
and other simulation parameters such as lattice temperature, semiconductor type and crystal
orientation, the first guess is calculated with a Poisson solver based on classical charge profile.
The electrostatic potential is the input for the k·p solver, whose outputs are the eigenvalues and
the eigenfunctions. Thus we can calculate the hole concentration that enters the 1-D Poisson
equation solver. Once the charge and the electrostatic potential has converged to stable values,
the self-consistent band structure can be used to calculate hole mobility. This has been done
according to the MRT approximation and the Kubo-Greenwood formula (see Section 4.2.2).
Figure 4.1: Flowchart of the simulator structure. The self-consistent loop consists of the k·p
block and the 1-D Poisson equation solver. They are coupled with the electrostatic potential
and the hole concentration.
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4.3.2 Poisson equation
The general formulation of the Poisson equation discretized with the FDM reads
∇ · (∇φ(z)) = −e (p(z)− n(z) +ND −NA) (4.26)
where  is the permittivity of the material and φ is the electrostatic potential. p and n are the
hole and electron concentrations, respectively.
We employed a non-uniform one-dimensional grid in real space, which is sketched in Fig.4.2.
With this discretization we can handle multiple discontinuities of the material. ∆i is the
grid step while σi is the segment associated with the charge. The convergence of the self-
σ i+1 σ i+1σ i
∆ i−1 ∆ i∆ i−2 ∆ i+1
i i+1 i+2i−1i−2
Figure 4.2: Poisson discretization grid. ∆i is the grid step while σi is the segment associated
with the charge.
consistent loop is achieved using a non-linear formulation of the Poisson equation that includes
the electrostatic potential of the actual (n) and the preceding (n − 1) iterations in the right-
hand-side [12, 13]:
∇ · (∇φ(n)) = −e
(
p(n) exp
(
e
φ(n) − φ(n−1)
kBT
)
− nb exp
(
e
φ(n) − φb
kBT
)
+ND −NA
)
(4.27)
where p is the hole charge calculated with the 6-band k·p solver described in Chapter 2 and
calculated according to Eq.2.47. nb and φb are the concentration and the potential experienced
by the electrons deep in the bulk substrate.
4.4 Scattering Mechanisms
4.4.1 Phonon scattering
At finite temperature atoms in the crystal lattice oscillate with respect to their rest positions
and this represents an important source of scattering for both electrons and holes. These
vibrations produce a perturbation potential that can be modeled using a simple mechanical
model [3]. The phonon concept originates from the quantum mechanical nature of the lattice
vibrations. Here we will present only the final expressions for the acoustic and optical phonon
relaxation times, while interested readers may find further details in [2, 3].
Acoustic electron-phonon interaction is treated as an elastic and isotropic scattering mech-
anism. The acoustic relaxation time in the subband i and at the energy E(k) reads
1
τ iac(E(k))
=
2pikBTD2acc
ρv2l h¯
∑
j
Ii,j Dj(E(k)) (4.28)
where kB is the Boltzmann constant, T is the lattice temperature, Dacc is the acoustic deforma-
tion potential, ρ is the mass density and vl is the longitudinal sound velocity. Dj(E(k)) is the
4.4 Scattering Mechanisms 53
density of states at the energy E(k) defined in Eq.2.43, while Ii,j is the form factor involving
the subbands i and j which, in principle, depends on the 2D wavevectors k and k′:
Ii,j,k =
∫
dz |ψ†i,k(z)ψj,k′(z)|2 (4.29)
By following what already done in [11], we neglected the k-dependence of Ii,j and calculated:
Ii,j = Ii,j,0 =
∫
dz |ψ†i,0(z)ψj,0(z)|2 (4.30)
that is by using the wave functions at k=0.
Optical phonon scattering is instead treated as an inelastic mechanism. The relaxation time
inside the subband i is written as
1
τ iopt(E(k))
=
piD2opt
ρωopt
∑
j
[
Nopt(h¯ωopt) +
1
2
± 1
2
]
×1− f0 (E(k)∓ h¯ωopt)
1− f0(E(k)) Ii,j Dj(E(k)∓ h¯ωopt) (4.31)
where Dopt is the optical deformation potential, ωopt is the phonon frequency, Nopt and f0
are the Bose-Einstein and Fermi-Dirac distributions, respectively. The upper and lower signs
correspond to emission and absorption processes, respectively. Tab.4.1 summarizes the phonon
scattering parameters used for the simulation of hole inversion layers.
Dacc Dopt ωopt
[eV] [108eV/cm] [meV]
Si 10.2 15 62
Ge 11 6 38
Table 4.1: Calibrated phonon scattering parameters for Si and Ge.
4.4.2 Surface roughness scattering
Surface roughness is the dominant scattering mechanism at high inversion densities for both
electron and hole mobilities [14]. The model implemented here has been derived starting from
the general expression for surface roughness relaxation time in the i-th subband and along the
direction x which reads [11]
1
τxi,SR(k)
=
2pi
h¯
∑
j
1
(2pi)2
∫
d2k′ |Mi,j(k,k′)|2 δ(Ei(k)− Ej(k′))
×
(
1− v
j
x(k
′) τxj (k
′) f0(Ej(k′))
vix(k) τxi (k)f0(Ei(k))
)
(4.32)
where Mi,j is the surface roughness matrix element. In App. A the reader can find the formu-
lation used for Mi,j for either bulk or SOI structures. As already done in [11], we simplify the
problem by considering only intra-subband scattering (i.e. i=j) and by considering sufficiently
slow variations of τi(k) with k, thus τi(k) ' τi(k′). It is clear from Eq.4.32 that we are treating
as elastic all the transitions assisted by surface roughness scattering because the initial and final
energies (Ei(k) and Ej(k′)) must be the same in order to give a non-zero rate. Another useful
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approximation concerns the ratio of the velocities in the integral of Eq.4.32. If we consider only
intra-subband scattering events we can approximately write
vix(k
′)
vix(k)
' cos θq (4.33)
where θq is the angle of the exchanged momentum defined as q = k′ − k.
Using Eqs.2.39 and 2.43 we can simplify Eq.4.32 as
1
τ iSR(k)
' 1
2pih¯
∑
j,S
1
aSy
kxM∫
kxm
dk′x |Mi,j(k,k′)|2(1− cos θq) (4.34)
4.4.3 Static dielectric screening
For a 2D carrier gas the dielectric screening problem is related with the solution of a self-
consistent electrostatic problem. In presence of free charge a perturbing potential (e.g. the
potential produced by fluctuations of the Si-SiO2 interface) induces a change in the spatial
distribution of the charge which in turn creates an induced potential which sums algebraically
to the source perturbing potential. This is clearly a self-consistent problem which can be solved
writing the relation between the induced matrix element M (ind)m,m′(q) and the perturbed one
Mn,n′(q) as [15, 3]:
M
(ind)
m,m′(q) =
e2
q(si + ox)
∑
n,n′
Πn,n′(q)F
n,n′
m,m′(q)Mn,n′(q) (4.35)
where e is the electron charge and q is the modulus of the exchanged momentum q. If we rely
on Linhard screening [16, 17], Πn,n′(q) is the static polarization factor which takes the form
Πn,n′(q) =
1
A
∑
k
fn′(k+ q)− fn(k)
En′(k+ q)− En(k) (4.36)
and Fn,n
′
m,m′(q) is the unitless screening form factor defined as
Fn,n
′
m,m′(q) =
∫
dz ψ†m(z)ψm′(z)
∫
dz0ψ
†
n(z0)ψn′(z0)φpcN (q, z, z0) (4.37)
In this last expression the term φpcN (q, z, z0) is the normalized point-charge potential
φpcN (q, z, z0) =
q(si + ox)
e
φpc(q, z, z0) (4.38)
and φpc(q, z, z0) is the electrostatic potential calculated as the solution of a 1-D Poisson equation
along the quantization direction z and for a point-charge located at z0 (r0 coincides with the
origin, i.e. r0=0).
Depending on the device structure, different expressions are obtained for φpc(q, z, z0). For
a bulk MOS transistor, where the interface between the dielectric and the channel is taken at
z=0, φpc(q, z, z0) reads:
φpc(q, z, z0) =
e
2qsi
exp(−q|z − z0|) +
(
si − ox
ox + si
)
e
2qsi
exp(−q(z + |z0|)), for z>0 (4.39)
φpc(q, z, z0) =
e
2qox
exp(−q|z − z0|) +
(
ox − si
ox + si
)
e
2qox
exp(q(z − |z0|)), for z<0 (4.40)
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where we have assumed that the silicon and dielectric regions correspond to z > 0 and z < 0,
respectively. we areFor a SOI MOS structure, the scattering potential in the silicon region (i.e.
0<z<TSI) can be written as
φpc(q, z, z0) =
e
2qsi
[exp(−q|z − z0|) + C1 exp(−qz) + C2 exp(−qz)] (4.41)
where
C1 =
(si − ox)2 exp(−q|z0|) + (2si − 2ox) exp[−q(|TSI − z0| − TSI)]
(si + ox)2 exp(2qTSI)− (si − ox)2
C2 =
(si − ox)(C1 + exp(−q|z0|))
(si + ox)
(4.42)
Eq.4.35 provides a relation between the unscreened matrix element Mn,n′(q) and the in-
duced matrix element M (ind)m,m′(q). Obviously, this latter induced potential causes itself another
perturbation in the charge distribution, hence the need for a self consistent solution, which
can be obtained by substituting the unscreened matrix element with the total screened one
M
(scr)
m,m′(q) and the left hand side of Eq.4.35 with the difference between the screened and the
unscreened matrix elements which corresponds by definition to the perturbation due to the
screened matrix element [16]:
M
(scr)
m,m′(q)−Mm,m′(q) =
e2
q(si + ox)
∑
n,n′
Πn,n′(q)F
n,n′
m,m′(q)M
scr
n,n′(q) (4.43)
Eq.4.43 represents a linear system of equations which links the unknown screened matrix ele-
ments with the screened ones and can be rewritten as
Mm,m′(q) =
∑
n,n′
εn,n
′
m,m′(q)M
(scr)
n,n′ (q) (4.44)
where εn,n
′
m,m′(q) is the dielectric function tensor
εn,n
′
m,m′(q) = δn,m δn′,m′ −
e2
q(si + ox)
Πn,n′(q)F
n,n′
m,m′(q) (4.45)
Despite the fact that in the k·p framework the wave function ψn,k(z) depends also on the
wavevector k, in what follows we will neglect this dependence, which would otherwise increase
the computational burden because of the huge number of integrals implied by Eqs.4.36 and
4.37. This choice is consistent with the approximation used for the calculation of the relaxation
times due to surface roughness and ionized impurities which employs the wave functions at
k=0.
The anisotropic matrix element already calculated in Secs.4.4.2 is valid only for intra-
subband transitions due to the approximations needed to find a closed expression for the re-
laxation time. In this spirit the dielectric function and its components are calculated only for
intra-subband transitions.
4.5 Model calibration
The consistency of the theoretical models with the experimental results is of utmost importance
in order to be able to have good qualitative and quantitative prediction capabilities. This section
presents the comparison of mobility simulations with the experimental results in literature. The
good agreement we found after the calibration step for either unstrained or strained conditions
legitimates us to extend the use of our theoretical models to study novel device architectures,
novel materials and non-conventional strain conditions, as we will see in Chapter 5.
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4.5.1 Unstrained bulk devices with arbitrary orientation
Fig.4.3 illustrates hole mobility simulations compared to the experimental data for (001), (110)
and (111) silicon inversion layers. The results were obtained using the self-consistent k·p-
Poisson solver and then calculating the mobility with the Kubo-Greenwood formalism (see
Section 4.2.2), and accounting for acoustic and optical phonons and surface roughness scatter-
ing.
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Figure 4.3: (a) Silicon (001). Hole mobility versus effective field at different temperatures.
The transport is aligned with the [100] direction. Lines: experiments from [14]. Symbols:
simulations. (b) Silicon (110) and (111). Hole mobility versus inversion charge density at
300K.Lines: experiments from [18]. Symbols: simulations.
Surface Roughness: Holes Electrons
(Exp. spectrum)
∆[nm] 0.24 0.9
Λ [nm] 4 1.2
Phonons: Holes Electrons
Acoustic Dacc [eV] 10.2 13
Optical Dopt [108eV/cm] 15 from [6]
Optical Ph. Energy [meV] 62 from [6]
Table 4.2: Scattering parameters used in all simulations. Electron optical phonons model
from [6]. Screening is not accounted for in the hole mobility calculations, hence the Λ is
relatively large to achieve a good agreement with the experimental mobility data at large
inversion densities [19].
The parameters for the phonon and the surface roughness scattering are reported in Tab.4.2
for electrons and holes. Since the screening is not accounted for in the k·p hole mobility simu-
lations, then it was necessary to use a relatively large value of the surface roughness correlation
length Λ in order to reproduce the measured mobility versus Feff slope at large Feff .
As it can be seen, the differences between the hole mobilities in (001), (110) and (111)
inversion layers are nicely reproduced by the simulations with a fixed set of scattering param-
eters, thus showing that the band-structure effects dominate the mobility dependence on the
crystal orientation. In particular, Fig.4.3(b) shows that, for (110) hole inversion layers, the k·p
simulations agree well with the experimentally observed mobility dependence on the transport
direction.
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These results demonstrate good predictive capabilities of the semi-classical transport mod-
elling as far as the mobility dependence on the crystal orientation is concerned.
4.5.2 Strained bulk devices
A vast literature exists for both the experimental analysis and the modelling of mobility in
strained devices. We hereafter present simulation results for a few relevant cases and discuss
the comparison with the experiments.
Figure 4.4: (001) silicon. Hole mobility enhancement as a function of the germanium content
for biaxially strained p-MOSFETs. Effective field Feff = 0.7 MV/cm. Symbols: experiments
[20, 21, 22]. Line: k·p simulations.
Fig. 4.4 shows simulations and experiments for hole mobility enhancements in biaxially
strained p-MOSFETs. As it can be seen, the simulations obtained with the MRT approach and
the self-consistent k·p-Poisson solver can reproduce reasonably well the experimental behavior
without any change in the surface roughness parameters with the strain level. Both in the
experiments and in the simulations we observe a non monotonic dependence of the mobility
on the biaxial strain. The non monotonic behavior of mobility enhancement is due to two
counteracting effects: on one hand the strain-induced band structure warping leads to mobility
improvement, whereas on the other hand the scattering mechanisms, at low strain levels, tend
to decrease hole mobility.
Another widely explored strain configuration is the uniaxial strain in the (110) quantization
plane. This type of strain can be present in the lateral sidewalls of FinFET devices and
can be exploited in order to enhance the performances either in terms of mobility or drain
current [23]. Fig.4.5 shows the experimental and simulated low-field mobility in uniaxially
strained (110)/[110] planar MOSFETs. Good agreement between simulations and experiments
has been obtained for both tensile and compressive strain. As it can be seen, compressive
uniaxial strain increases the hole mobility, while tensile strain causes a reduction of the hole
mobility.
4.5.3 Calibration in presence of dielectric screening
The scattering parameters have been calibrated also in presence of dielectric screening (see
Section 4.4.3). Fig.4.6 shows the calibrated hole mobility for a bulk p-MOSFET and for different
temperature values. As it can be seen, by changing the scattering parameters, we reproduce
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Figure 4.5: Simulations and measurements [18] of hole mobility in uniaxially strained
(110)/〈110〉 bulk planar p-MOSFETs.
the measured mobilities versus the effective field in a wide temperature range. Fig.4.6 reports
also the calibrated parameters for phonon and surface roughness scattering.
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Figure 4.6: Silicon (001). Hole mobility versus effective field at different temperatures. Lines:
experiments from [14]. Symbols: simulations accounting for the effect of screening. The figure
illustrates also the calibrated scattering parameters, which are somewhat different with respect
to Tab.4.2 because the dielectric screening changes both the mobility value and the slope versus
the effective field.
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5.1 Introduction
This chapter is devoted to the application of the semiclassical model presented in Chapter 4to study the effect of strain and novel channel materials on the performances of advanced
nanoscale MOSFET devices.
In particular, Section 5.2 combines direct measurements of strain, electrical mobility mea-
surements and a rigorous modeling approach to provide insight about strain induced mobility
enhancement in FinFETs and guidelines for device optimization. Good agreement between
simulated and measured mobility is obtained using strain components measured directly at
device level by a novel holographic technique. A large vertical compressive strain is observed
in metal gate FinFETs and the simulations show that this helps recover the electron mobility
disadvantage of the (110) FinFETs lateral interfaces with respect to (100) interfaces, with no
degradation of the hole mobility. The model is then used to explore systematically the impact
of stress components in the fin-width, fin-height and fin-length direction on the mobility of both
n-type and p-type FinFETs and to identify optimal stress configurations. Finally, self-consistent
Monte Carlo simulations are used to investigate how the most favorable stress configurations
can improve the on-current of nanoscale MOSFETs.
Section 5.3 presents a simulation study of the electron and hole mobility enhancements in
biaxially strained MOS transistors. In particular, this section presents a critical examination
of a recently proposed interpretation of the experimental data, according to which the strain
significantly modifies not only the r.m.s. value but also the correlation length of the surface
roughness spectrum. We present a systematic comparison between comprehensive numerical
simulations and experiments which supports such an interpretation.
Finally, Section 5.4 analyzes the Ion in Si, sSi, Ge and sGe n- and p-MOSFETs by accounting
for all the relevant scattering mechanisms (including the remote surface-optical phonons (SOph)
and remote Coulomb scattering (RCS) related to high-κ dielectrics), in which strain is implicitly
introduced by a modification of the band structure. Our models are first validated against
experiments for both mobility and IDS in nanoscale transistors. Then the Ion in Ge and Si
MOSFETs is compared for different crystal orientations and strain conditions.
5.2 Investigation of strain engineering in FinFET devices
5.2.1 Context of this study
FinFETs are considered promising candidates for nanoscale CMOS ICs [1, 2, 3] and the strain
engineering is of the utmost importance for the optimization of the transistor performances [4,
3, 5]. Strain induced mobility enhancement in planar MOSFETs has been studied extensively
[6, 7, 8, 9], but the complex stress configurations in FinFETs still demand further experimental
analysis and physics-based models to support the device design. In this respect, Fig.5.1 shows
that in a FinFET structure there are three main stress components, namely the component
TfL along the fin length direction and the TfH and TfW respectively along the fin height and fin
width direction.
The stress distribution in FinFETs have been so far typically inferred from process simula-
tions and the analysis of mobility data has been based on the piezo-resistive coefficients [3, 4, 10],
that do not offer physical insight and may be inaccurate at high stress levels and for complex
stress configurations as in Fig.5.1 [11]. Furthermore, for narrow fins, mobility data are limited
and strain measurement is challenging for established techniques [12, 13].
Despite the recent theoretical studies devoted to the physical mechanisms behind the stress
induced mobility enhancements in FinFETs [14], a joint experimental and theoretical analysis
of this topic is necessary and preliminary results have been presented in [15].
In this chapter we present assessment of the strain induced mobility enhancement based
on direct strain measurements, electrical mobility measurements and numerical physics-based
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Figure 5.1: Schematic of a (110)/〈110〉 FinFET obtained with a standard Manhattan layout in
a (100) wafer. The figure illustrates the stress components in the fin height TfH, width TfW and
length TfL direction in the Device Coordinate System (DCS). Also shown is the silicon Crystal
Coordinate System (CCS).
modelling. Mobilities in narrow n- and p-FinFETs, measured from 4.2K to 300K, are compared
with state-of-the-art transport models based on the Boltzmann Transport Equation (BTE) in
inversion layers. These models account for all the relevant scattering mechanisms and strain
is introduced by modification of the silicon band structure. Simulations are used to clarify
the physical mechanisms for mobility enhancement and to provide guidelines for the device
optimization. Finally, we investigated how the most favorable stress configurations can translate
into on-current improvements by using self-consistent Monte Carlo simulations of nanoscale
MOSFETs accounting for realistic values of series resistances.
The results of this section are the outcome of a collaboration between the University of
Udine (Italy), NXP-TSMC in Leuven (Belgium), the University of Warwick (UK) and the
CEMES-CNRS, University of Toulouse (France).
5.2.2 Device fabrication and characterization
Device fabrication
22nm node FinFETs were fabricated by NXP-TSMC in Leuven using a VLSI-compatible process
[1, 2], with a starting material 300 mm (100) Silicon-on-Insulator (SOI) wafers featuring a 145nm
buried SiO2 and 65nm crystalline Si. The SOI layers were lowly p-type (B) doped with a dopant
concentration of approximately 1015cm−3. After optimizing the 193nm immersion lithography
process, reactive ion etch (RIE) and wet etching conditions, fins with (110) sidewalls and
widths down to 16nm were fabricated. To repair for RIE damage on the fin outer surface, a
sacrificial oxide was grown and subsequently removed by wet etching. Gate stacks were formed
on 1nm chemical oxide with deposition of 2.3nm Hf0.4Si0.6O by atomic layer deposition. This
was followed by physical vapor deposition of 5nm TiN and the stack was capped with 100
nm plasma-enhanced chemical vapor deposited amorphous-Si at 600◦C. Gate patterning was
performed, leaving an oxide hard mask of about 30nm. The oxide hard mask is preserved in
order to avoid undesirable growth of Si on top of the gate during the selective epitaxial growth
(SEG) on S/D areas. After gate patterning, extensions were implanted (As for n-MOS and BF2
for p-MOS) at oblique angles (45◦) to implant both top and side wall of the fin. Afterwards
spacers were formed. In our study, 30nm Si SEG was used for S/D areas. Finally, the oxide
hard mask was removed by wet etching and highly doped drain implantation (As plus P for
n-MOS; B for p-MOS) and NiSi (10nm Ni) were used respectively for gate and S/D contacts;
the doping concentration is estimated to be about 1020cm−3 in the LDD areas. A H2 anneal
was used to round the corners of the fins and smoothen the sidewalls.
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Holographic strain measurements
Strain components εyy, εzz (y, z being in the fin-width and fin-height directions respectively,
see DCS in Fig.5.1) of fully-processed devices were quantified directly by dark-field electron
holography (DFEH) carried out in a transmission electron microscope (TEM) at the CEMES-
CNRS, University of Toulouse (France) [16, 17]. This novel technique is capable of measuring
strain with nanometer spatial resolution and for relatively thick samples, thus limiting the
influence of sample relaxation compared to high-resolution TEM strain measurements [18].
Cross-sectional TEM samples were prepared to a uniform thickness of about 150nm at a [110]
zone-axis by focused-ion beam (FIB). Electron holography was performed on the SACTEM-
Toulouse, a Tecnai F20 TEM (FEI) operating at 200kV, equipped with field-emission gun,
electrostatic biprism and imaging aberration corrector (CEOS). Pairs of dark-field holograms
were recorded using the (111) and (1 1 1) diffracted beams. Biprism voltages were typically
130V, fringe spacings 1.5nm and overlap regions 450nm. Strain maps were extracted from
these holograms using the software package HoloDark 1.0 (HREM Research), a plug-in for the
DigitalMicrograph image processing package (Gatan).
The strain in the fins is determined by measuring the distortion of the crystalline lattice in
the fins compared with the silicon substrate, used as the reference.
Figure 5.2: Measured εyy (left) and εzz (right) strain maps for 10nm wide fins (see Fig.5.1 for
the definition of the y and z directions). The deformations along the lateral (Wfin, left) and
vertical (Hfin, right) directions have been calculated from (111) and (1 11) holographic fringes,
respectively. The region of the silicon dioxide has been blacked out as the measurements are
not meaningful in the amorphous material.
Fig.5.2 shows the εyy and εzz strain maps. The fluctuations in the substrate are due to
noise and can be used to estimate the precision of the technique, which in these measurements
is about 0.05% at a spatial resolution of 3nm. It can be seen that the average strain values
within the fin are εyy=0.30±0.05% and εzz=−0.80±0.05%. From the strain maps in Fig.5.2 it
can be seen that, within the experimental precision of the technique, the two strain components
are uniform across the body of the fin.
Electrical characterization
Mobility was extracted in 10µm long, 65nm tall SOI FinFETs consisting of 10 fins in paral-
lel, and of total gate area equal to 10(2Hfin+Wfin)L. The measurements were performed at
the University of Warwick (UK). Gate-channel capacitance, Cgc, was measured using a fre-
quency of 100kHz from which the inversion density Ninv was calculated by integration under
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the curve, taking care to subtract parasitic offsets. Gate leakage current IG limited accurate
calculation of Ninv up to values of approximately 2·1013cm−2. The drain current IDS charac-
teristics versus VGS were measured at VDS=10mV and corrected for gate leakage current using
IDS=ImeasD +IG/2 [19], where I
meas
D is the current measured at the drain side. Effective mobility
was calculated using [20, 21]
µeff =
IDS(VGS)L2
VDS
∫
CGC(VGS) dVGS
(5.1)
Preliminary tests showed that a drain voltage VDS of 10mV was low enough to lead to negligible
error in the extraction of mobility [22].
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Figure 5.3: (a) Measured electron mobility at T=300K, 77K and 4K and for three fin widths
Wfin=16nm (circles), 26nm (squares) and 36nm (triangles). A comparison to mobility data
for (110) planar MOSFETs [23] and for (110) n-FinFETs [24] is also shown. (b) Measured
hole mobility at T=300K,77K and 4K and for two fin widths Wfin=16nm (circles) and 36nm
(squares). A comparison to mobility data for (110) planar bulk or SOI MOSFETs [25, 26] and
(110) p-FinFETs [24] is also shown.
The measured electron and hole mobilities are compared in Fig.5.3 to literature data cor-
responding to (110) planar MOSFETs with SiO2 gate dielectric [23, 25, 26] and to (110) n-
and p-FinFETs with high-κ and metal gate [24]. For both electrons and holes the mobility is
fairly independent of the fin widthWfin in the range considered in the figures. Fig.5.3(a) shows
that the electron mobility in the high-κ, metal gate FinFETs of this work is significantly larger
than for planar MOSFETs in the Ninv range of practical interest (i.e. for Ninv larger than
about 2·1012cm−2). At low Ninv values the measured mobility shows a clear roll-off, stronger
than in the reference data, most likely due to scattering by Coulomb centers in the high-κ
stack [27]. Fig.5.3(a) shows that the electron mobility in our samples is also larger than the
mobility extracted in the n-type FinFETs of [24]; quite interestingly the electron mobility in
either FinFETs is larger than the one in planar SiO2 MOSFETs [23, 25, 26]. This comparison
to literature data suggests that the FinFETs of this work have high quality interfaces and,
furthermore, that both in our samples and in the devices of [24] a physical mechanism must be
responsible for a significant electron mobility enhancement with respect to planar (110) MOS-
FETs. Fig.5.3(b) finally shows that the hole mobility is comparable to available literature data
for both (110) planar p-MOSFETs [25, 26] and (110) p-type FinFETs [24].
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5.2.3 Mobility modelling and comparison with the experiments
The transport analysis is focused on the lateral (110)/〈110〉 interfaces of the FinFETs simulated
as double-gate devices. For a fin height of 65nm this assumption is appropriate for fin widths
below approximately 20nm. In this study we did not include the remote phonon and remote
Coulomb scattering mechanisms in our calculations, which may be relevant for mobility in high-
κ transistors [27, 28]. In the devices of this work, due to the essentially undoped channel, such
scattering mechanisms are expected to affect the mobility mainly at small inversion densities.
Furthermore, the impact of remote Coulomb scattering increases at low temperatures because
of the relative phonon scattering suppression [29]. Because of this simplification in the model,
the comparison between the mobility simulations and the experiments is not quantitatively
meaningful at small inversion densities, especially at low temperature.
In the following the models for the electron and hole mobility calculation will be summarized
and the low field transport results will be presented.
Electron inversion layers
The n-type devices have been simulated with the Multi Subband Monte Carlo (MSMC) ap-
proach that accounts for the subband quantization and for the most important scattering mech-
anisms [30]. The electron band structure is described according to the effective mass approxi-
mation and non-parabolic corrections are used for the energy dependence on the wave-vector k
in the transport plane. The effect of arbitrary crystal and transport directions is accounted for
by an appropriate calculation of the relevant quantization and transport effective masses [30].
Figure 5.4: Sketch illustrating the ∆4 and ∆2 electron valleys in the (110)/[110] silicon inversion
layer corresponding to the sidewall interface of the FinFETs as defined in Fig.5.1. Consistently
with Fig.5.1, mx, my and mz are the effective masses respectively in the fin length, fin width
and fin height direction. In an unstrained (110) inversion layer the ∆4 are the lowest valleys
due to the largest effective mass my in the fin width direction.
Fig.5.4 shows a sketch of the ∆4 and the ∆2 valleys in a (110)/[110] electron inversion
layer. In unstrained silicon the ∆4 valleys are the lowest due the largest quantization mass
my=0.315m0. It has been argued that, due to the non-parabolicity of the ∆ bulk silicon
valleys in the [110] direction, the parabolic effective mass approximation is inaccurate for the
∆2 valleys in (110) inversion layers [31]. To overcome this limitation we used a quantization
model based on the Linear Combination of Bulk Bands (LCBB [32]) to extract an empirically
modified quantization massmy,eff=0.23m0 for the ∆2 valleys. The effective mass approximation
can achieve a good agreement with the LCBB results by using such an adjusted value of the
quantization mass my,eff [33].
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Hole inversion layers
Hole mobility was calculated with the self-consistent k·p solver described in Chapter 2. We
accounted for acoustic phonon, optical phonon and surface roughness scattering and the scat-
tering parameters for electrons and holes has already been reported in Tab.4.2, which result in a
good agreement with electron and hole mobility in bulk MOSFETs [15]. These parameters were
used for all the simulations throughout this chapter and not changed with the strain conditions.
Strain effects on electron and hole mobility
The inclusion of strain in our simulations starts by converting the TfH, TfW, TfL stress com-
ponents in the DCS to the corresponding strain matrix εc in the CCS (see Fig.5.1), by using
appropriate rotation matrices and the silicon elastic compliance constants [14, 34, 35]. Then
for electrons we calculated, for each strain configuration εc, the ∆4 and the ∆2 valley split-
ting and the modifications of the effective masses by using the analytical expressions reported
in [36], which were derived from a two band k·p approach for the conduction band and vali-
dated against pseudo-potential calculations [37]. These values were directly used in the MSMC
simulations [14].
For holes, instead, the εc enters directly the matrix of the k·p calculations [6], and con-
sequently the band-structure and the mobility determination. As already illustrated in [15],
experimental electron and hole mobility enhancements in uniaxially strained (110)/〈110〉 planar
devices are reproduced well by our models with the same model parameters used for unstrained
(110) planar inversion layers.
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Figure 5.5: Measured and simulated electron mobility (a) and hole mobility (b) in n-FinFETs
at 300K and 77K. Strain values εzz=−0.8% and εyy=+0.3% were taken from the measurements
reported in Fig.5.2.
To quantitatively investigate the effect of the stress along the fin height direction TfH, Fig.5.5
shows that the electron and hole mobility simulations obtained by using the measured strain
values of Fig.5.2 are in fairly good agreement with measured data; in this respect, the DCS
strain configuration of Fig.5.2 (εzz=−0.8% and εyy=+0.3%) corresponds to a dominant TfH
stress component of approximately −1.1GPa (compressive). The mobility calculations have
not been extended to small inversion densities Ninv and Pinv because, as already mentioned,
we did not account for the remote Coulomb scattering due to possible fixed charges in the
high-κ stack, which is expected to be relevant at low Ninv and Pinv values.
The physical interpretation of the stress induced electron mobility enhancements is illus-
trated in Fig.5.6 reporting the relative occupation of the ∆2 and ∆4 valleys (see Fig.5.4) versus
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Figure 5.6: (110)/[110] n-FinFET. Wfin=25nm. Simulated re-population of the ∆2 valleys
versus compressive TfH (bottom x-axis). The top x-axis shows the corresponding axial strain
component εzz in the fin height direction (see Fig.5.1). These results are approximately inde-
pendent of Wfin for fin widths down to approximately 10nm.
the compressive stress TfH. As it can be seen, a compressive TfH yields a remarkable re-
population of the ∆2 valleys due to a lowering of the corresponding minima in the strained
silicon conduction band minima [14]. Since the ∆2 have a smaller transport mass mx than
the ∆4 valleys, as sketched Fig.5.4, the re-population of the ∆2 valleys results in a significant
electron mobility enhancement.
The compressive stress in the fin height direction is consistent with the strain induced by
differences in the thermal expansion coefficient following plastic relaxation at high tempera-
ture [15].
Since the TfH is mainly ascribed to the metal gate processing, it is relevant to understand
if stress components additional to the TfH can provide further improvements in the electron
and hole mobility and to identify the most effective stress configurations. To this purpose we
performed a large number of mobility simulations where TfL and TfW are varied for a fixed
TfH=-1GPa. The results are illustrated in Figs.5.7 in the form of contour plots for the electron
(a) and hole (b) mobility enhancements in the TfL, TfW plane. Since TfH is −1GPa the mobility
enhancements are non null for TfL=TfW=0. It can be seen that the tensile TfL further improves
electron mobility with respect to the values obtained with only a compressive TfH; this effect
is mainly related to the reduction of the transport effective mass mx of the ∆2 valleys with
the strain [14]. Furthermore the compressive TfL increases the hole mobility. It is worth noting
that the combination of tensile TfL and compressive TfW stress is more effective in enhancing
electron mobility than compressive TfL and tensile TfW are for the hole mobility. In fact, for
TfH=-1GPa, the former configuration can reach electron mobility enhancements of about 120%,
while the latter leads to about a 50% hole mobility increase for TfL'−1.5GPa.
We can summarize the results of this section by noting that the optimal stress configuration
requires compressive TfH and tensile TfL for n-FinFETs, whereas compressive TfL enhances hole
mobility. At the same time, a compressive and tensile TfW can further improve carrier mobility
in n-FinFETs and p-FinFETs, respectively.
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Figure 5.7: (a) (110)/[110] n-FinFET. Simulated stress induced electron mobility variations
with respect to the unstrained case versus TfL and TfW for TfH=-1GPa. (b) Same for p-
FinFET. The inversion density is Ninv=8×1012 cm−2 for both devices.
5.2.4 Drain current in strained n-FinFETs
The same transport model used so far for the calculation of the electron mobility has been
employed to extend our analysis to the simulation of nanoscale n-FinFETs and to study the
possible drain current improvements in the presence of multiple stress components. As in the
case of mobility analysis, we simulated DG-SOI transistors corresponding to a section of the
FinFET structure normal to the fin height, hence the IDS values will be expressed in Ampere per
unit width. The transistors feature a channel length LG=25nm, a fin width Wfin=10nm and
and equivalent oxide thickness of about 1.1nm, which result in an almost ideal sub-threshold
slope SS=67mV/decade and in a drain induced barrier lowering of about 50mV/V. The series
resistances were accounted for as external lumped elements and the VGS and VDS values reported
hereafter are always the extrinsic voltages. Unless otherwise stated, we used RSD=140Ωµm by
following the projections of the ITRS for the 22nm technology node [38]. It should be noticed
that a possible effect of strain on the value of series resistance was not taken into account.
0.2 0.4 0.6 0.8 1.0
VGS [V]
0.0
0.5
1.0
1.5
2.0
I D
S 
[m
A/
um
] UnstrainedTfH=-1GPa
TfH=-1GPa, TfL=+1GPa
(110)/[110] n-FinFET
Figure 5.8: (110)/[110] n-FinFET. LG=25nm. Simulated drain current versus gate voltage
in the unstrained (circles) case and for TfH=−1GPa (squares) and TfH=−1GPa, TfL=+1GPa
(triangles). The series resistance is RSD=140Ωµm according to the ITRS [38].
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Fig.5.8 shows the simulated IDS versus VGS characteristics for both unstrained and strained
(110)/[110] n-FinFETs. We assumed that the threshold voltage VT can be set to the same
value for all the devices and stress configurations thanks to an ideal work function flexibility;
in particular, the saturation VT, defined as the VGS yielding IDS=1µA/µm for VDS=VDD, is
about 450mV for all the devices. We analyzed in detail two strain configurations: the first
one consisting of only one stress component TfH=−1GPa and the second one with TfH=−1GPa
and TfL=+1GPa. According to Fig.5.7 the second stress configuration allows for a significant
electron mobility improvement with respect to the case where only TfH is used. Fig.5.8 shows
that the on-current ION (here defined as the IDS at VDS=VGS=1V) is appreciably enhanced
by the stress, but the relative ION improvements are smaller than the mobility enhancements
reported in Fig. 5.7. The additive effect of different strain components on the ION has been
qualitatively confirmed by experiments reporting stress induced IDS improvements in nanoscale
FinFETs [15].
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Figure 5.9: (110)/[110] n-FinFET. LG=25nm. On-current as a function of series resistance
for VDS=VGS=1.0V in the unstrained and strained cases. Same device and stress levels as in
Fig.5.8.
Fig.5.9 shows the simulated ION for different strain conditions and for several values of the
series resistance RSD. As it can be seen, the strain induced ION enhancement is substantially
reduced with the increase of the RSD value. These results emphasize that the optimization
of the series resistances is an essential step in order to fully exploit the technology boosters
employed at the intrinsic device level, such as the stress engineering.
In order to interpret the strain induced ION improvements in Fig.5.9 we examined the basic
constituents of the ION according to the quasi-ballistic transport model for MOS transistors [39]
ION ' Qinv v+
[
1− r
1 + r
]
(5.2)
where Qinv is the density of inversion charge at the virtual source, v+ is the velocity at the
virtual source for the electrons moving from source to drain and r is the channel reflection
coefficient. In particular, Tab.5.1 reports, for the same device and stress conditions as in
Fig.5.8, the velocity v+, the reflection coefficient r as well as the long channel mobility µLC , to
which r is known to be related in a quasi-ballistic transistor [39]. The µLC has been extracted
in a long channel device for the same inversion density calculated at the virtual source of the
25nm n-FinFET. It is interesting to note that the stress results in a substantial enhancement
of the injection velocity due to the favorable subband re-population discussed in Section 5.2.3,
whereas the improvements of the backscattering coefficient are only modest.
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Stress v+ r µLC
[107cm/s] [cm2/Vs]
Unstrained
RSD=0 Ωµm 0.96 0.19 144
RSD=140 Ωµm 0.93 0.19
TfH=−1GPa RSD=0 Ωµm 1.46 0.17 192
RSD=140 Ωµm 1.29 0.18
TfH=−1GPa, TfL=+1GPa RSD=0 Ωµm 1.56 0.17 333
RSD=140 Ωµm 1.43 0.16
Table 5.1: Comparison of injection velocity v+ at the virtual source, backscattering coefficient r
and low field, long channel mobility µLC for the same device and stress conditions as in Fig.5.8
for VDS=VGS=1.0V. Results are shown both for realistic series resistance and for a null series
resistance.
5.3 Surface roughness scattering in biaxially strained MOS-
FETs
5.3.1 Context of this study
Strain is recognized as one of the most effective boosters for the silicon CMOS technologies [40]
and the device optimization requires the understanding of the physical mechanisms underlying
the strain-induced mobility enhancements. At this regard, however, even for the supposedly
simple biaxial strain configuration the behavior of the electron and hole mobility is still poorly
understood at large inversion densities, where the mobility is mainly limited by surface rough-
ness (SR) scattering.
In fact it is known that a strain induced reduction of the SR spectrum is needed to ob-
tain a good agreement between the simulated mobility results and the experimental data for
n-MOSFETs [41], and such a decrease of the interface roughness has been also reported in
experiments [42, 8] and theoretically predicted by ab initio calculations [43]. However several
experimental sets have shown that, for a biaxial strain able to induce a significant electron
mobility enhancement, the corresponding hole mobility change is much smaller than for the
electrons [44, 45, 46, 47, 48]. To explain such a behavior it was recently proposed that the
strain reduces not only the r.m.s. value ∆ but also the correlation length Λ of the surface
roughness spectrum [49]. Such an interpretation stemmed from the analysis of experiments at
4.2K and by using a single subband mobility model that assumes parabolic circular bands for
both electrons and holes, includes only surface roughness scattering and neglects the effect of
the screening [49]. The simplifications in the modeling approach proposed in [49] call for a
detailed analysis of the available experiments with a more complete model.
This section presents an extended investigation and a critical re-examination of the inter-
pretation proposed in [49], and shows a systematic comparison between several sets of mobility
experiments at room temperature and the results of physically based mobility simulations. Our
models go well beyond the simplified approach of [49] and account for a realistic energy disper-
sion for both electrons and holes, for all the most relevant scattering mechanisms and for the
large effect produced by the carrier screening at high inversion densities. Our results show that
the overall agreement between simulations and experiments is improved by assuming that the
biaxial strain reduces the SR correlation length Λ and therefore substantiate the assumption
made in [49] with the support of detailed and accurate models.
5.3.2 Numerical mobility models
Two different approaches were used to study the low field mobility in electron and hole inversion
layers. The electron mobility was obtained through the use of a Multi Subband Monte Carlo
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(MSMC) simulator that accounts for the subband quantization and for the most important
scattering mechanisms: acoustic and optical phonons, SR and ionized impurities [30]. The
strain induced splitting of the Delta silicon valleys was accounted for by following [36].
For hole inversion layers the mobility was calculated starting from the band-structure ob-
tained with a self-consistent k·p solver coupled to the Poisson equation, and then by using the
Momentum Relaxation Time (MRT) approximation and accounting for phonons and surface
roughness scattering according to the model presented in Chapter 4.
For both electrons and holes we used an exponential SR power spectrum S(q) (see App.A)
S(q) =
pi∆2Λ2
(1 + q2Λ2/2)3/2
(5.3)
and we accounted for the screening produced by the carriers in the inversion layer by using the
dielectric function approach [50, 51].
5.3.3 Simulation results
Here we proceeded in a different way with respect to what done in Sec.5.2 for FinFET devices. In
particular, we calibrated our scattering models in order to reproduce electron and hole mobility
experiments with the same parameter set. Fig.5.10 compares the experimental data [52] and the
simulated mobility results as a function of the effective field Feff for lightly doped unstrained bulk
n- and p-MOS transistors. The same set of surface roughness parameters, that is ∆=0.65nm
and Λ=1.2nm, was used for both electrons and holes.
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Figure 5.10: Unstrained Si (001)/[110] electron and hole mobility versus effective field at room
temperature. Lines: simulated electron and hole mobility. Symbols: experimental data [52].
∆=0.65nm and Λ=1.2nm for both electron and hole simulations.
The experimental data are taken from [44, 45, 46, 47, 48] simulation results were obtained
considering three different sets of SR parameters. In the set A the ∆ and Λ values are the
same as in Fig.5.10; in the set B the ∆ is as in Fig.5.10 and the Λ is reduced as the Ge content
increases; in the set C the ∆ is decreased whereas the Λ is kept as in Fig.5.10. The Λ and
∆ value respectively in set B and set C have been chosen to give the same electron mobility
enhancements with the two sets (see Fig.5.11(a)). As for this latter choice, we here notice that
the key question addressed in this work is whether a single set of ∆ and Λ values (set A) and
the two extreme scenarios of a single modulation of these parameters with the strain (set B and
C) is able to explain both the electron and the hole mobility improvements. In this respect,
we believe that forcing set B and C to give the same electron mobility enhancements reduces
the arbitrariness by which one may change Λ and ∆ with the strain. The three sets of SR
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parameters are summarized in Tab.5.2. Fig.5.11 shows the simulated mobility enhancements
(a) (b)
Figure 5.11: Electron (a) and hole (b) mobility enhancements as a function of the Ge con-
tent for biaxially strained MOSFETs. Effective field Feff=0.7 MV/cm. Symbols denote the
experimental values [44, 45, 46, 47, 48], while lines are the simulations for the ∆ and Λ values
corresponding to the sets A, B and C of Tab.5.2.
and the experimental data as a function of the Ge content in the SiGe substrate for both n-MOS
and p-MOSFETs at a high effective field Feff=0.7MV/cm.
A B C
Ge[%] ∆[nm] Λ[nm] ∆[nm] Λ[nm] ∆[nm] Λ[nm]
0 0.65 1.2 0.65 1.2 0.65 1.2
10 0.65 1.2 0.65 0.55 0.38 1.2
15 0.65 1.2 0.65 0.45 0.34 1.2
20 0.65 1.2 0.65 0.4 0.3 1.2
26.4 0.65 1.2 0.65 0.38 0.28 1.2
30 0.65 1.2 0.65 0.35 0.25 1.2
Table 5.2: The three sets A, B, and C of SR parameters ∆, Λ.
As expected, with the set A the simulated electron mobility enhancements (dashed lines in
Fig.5.11(a)) cannot reproduce the experiments: in fact the simulated electron mobility enhance-
ment is essentially negligible [41]. Also the corresponding simulated hole mobility enhancements
underestimate the experimental values. On the other hand, the simulated hole mobility en-
hancements are in quite good agreement to the experiments when set B is used, whereas set C
yields enhancements somewhat larger than the experimental ones (see Fig.5.11(b)).
In Fig.5.12 we extended the analysis to different Feff values using the parameters for the
surface roughness scattering corresponding to set B. Fig.5.12(a) shows that the insensitivity of
the electron mobility enhancements to Feff obtained with the simulations is in good agreement
with the experiments in [48]. In Fig.5.12(b) we compare simulated and measured hole mobility
enhancements for Feff=0.7MV/cm and 0.9MV/cm; the data at Feff=0.9MV/cm were obtained
by extrapolating the curves reported in Fig.8 of [44]. As it can be seen the sensitivity of the
hole mobility enhancement to Feff is somewhat overestimated in the simulations, however
the overall agreement between simulations and measurements remain fairly satisfactory in the
explored Feff range. The results of Fig.5.12 show that the Feff taken for the analysis is not so
critical as long as Feff is large enough for the surface roughness to be the dominant scattering
mechanism.
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(a) (b)
Figure 5.12: Electron (a) and hole (b) mobility enhancements as a function of the Ge content for
different Feff . Symbols denote the experimental values, while lines are the simulations obtained
by using the surface roughness parameters corresponding to set B of Tab.5.2. The experimental
values were taken from [44] and [48] for (a) and (b), respectively.
We also studied the strain induced mobility enhancements in the temperature range from
230K to 300K. In our simulations both electron and hole mobility enhancements are fairly
insensitive to the temperature down to 230K (not shown), and this behavior is in reasonably
good agreement with the available experimental data.
5.3.4 Discussion
In this section we interpret the results of Fig.5.11 by analyzing the role of the SR spectrum on
the n- and p-MOSFET mobility. To this purpose we first define q(e)aver and q
(h)
aver as the average
of the magnitude of the wavevector q=(k′−k) exchanged during a SR scattering event for
electrons and holes, respectively. The value for q(e)aver is determined by definition as the centroid
of the q values recorded during the MSMC simulations, whereas q(h)aver has been calculated as
q(h)aver =
∑
k,n f0
∑
k′,n′ |k′ − k|Sn,n′(k,k′)(1− f ′0)∑
k,n f0
∑
k′,n′ Sn,n′(k,k′)(1− f ′0)
(5.4)
where k, k′ are the wavevectors before and after the scattering event, n and n′ are the initial
and final subbands and f0 and f ′0 are the Fermi-Dirac occupation function f0(En(k)) and
f0(En′(k′)), respectively.
Fig.5.13 reports the SR spectrum as a function of q for the sets A, B and C and the average
exchanged wavevectors (symbols) for electrons and holes in both the unstrained and strained
case.
Note that neither q(e)aver nor q
(h)
aver have a pronounced sensitivity to the ∆ and Λ parameters
of the roughness spectrum. As it can be seen for all the (∆, Λ) sets the average exchanged
wavevector q(e)aver for electrons is smaller than q
(h)
aver. It is worth pointing out that the set B
features a SR spectrum reduction (with respect to the unstrained spectrum, set A) almost
identical to set C for q close to q(e)aver. For q values close to q
(h)
aver, instead, the set C results in a
larger reduction of the SR spectrum (w.r.t. set A). As a result, set C provides a hole mobility
enhancement higher than set B (see Fig.5.11(b)).
We have also highlighted the average exchanged wavevectors for both nMOS and pMOS-
FETs: q(e)aver is smaller and less sensitive to the Ge content than q
(h)
aver. In fact q
(h)
aver tends
to increases with the Ge mole fraction. Note that for small Ge content a fast increase of the
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Figure 5.13: Lines: SR spectrum S(q) as a function of the exchanged wavevector q obtained
with the three different sets of SR parameters A, B and C. The unstrained and the strained
case (30% of Ge content) are reported. Symbols: average exchanged wavevector of electrons
(filled symbols) and holes (open symbols) corresponding to each set of parameters.
electron mobility is found (see Fig.5.11) because q(e)aver is centered in a wavevector range where
the reduction of the spectrum is higher (see Fig.5.13). A similar mobility increase is not found
in the case of holes because q(h)aver is in the range of higher q where the reduction of the spectrum
is lower.
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Figure 5.14: SR scattering rates for electrons (on the left) and holes (on the right) as a function
of q=|k′−k| in the unstrained and in the strained case (30% of Ge content) using sets A, B and
C.
In order to gain further insight about the SR scattering in unstrained and strained transis-
tors, Fig.5.14 reports the average SR scattering rate versus q=|k′−k| for electrons and holes
and for the three (∆, Λ) sets of Tab.5.2. More precisely, the plots illustrate the average number
of SR scattering events having |k′−k|=q per unit time and unit q, so that the integral over q
of the curves in Fig.5.14 provides the average SR scattering rate in the inversion layer. The
results in Fig.5.14 have been normalized to the unstrained case for both electrons and holes.
As it can be seen, the maxima of the electron statistics are centred at lower q with respect to
holes, which is consistent to the q(e)aver and q
(h)
aver values shown in Fig.5.13.
The set A provides quite the same scattering rates as the unstrained case for both electrons
and holes. The slightly larger variation in the hole case can be attributed to the strain-induced
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deformation of the bands. As for the electrons, set B and C yield approximately the same
reduction of the SR scattering rate w.r.t the unstrained case (Fig.5.14), in fact they were
calibrated in order to produce the same mobility enhancements (Fig.5.11(a)). For holes, instead,
the set C provides a lower scattering rate and a consistently larger mobility than set B (see
Fig.5.11(b)).
5.4 Simulation study of Ge nano-MOSFETs
5.4.1 Context of this study
The competitive edge of Ge compared to Si MOSFETs is a hot topic already investigated for
n-MOSFETs by using quantum ballistic simulations [53, 54] and for p-MOSFETs with a semi-
classical approach [55]. Recently, promising experimental data for electron and hole mobility
in Ge MOSFETs was reported [56, 57, 58], as well as the first data for the electron mobility
enhancement in strained Ge (sGe) transistors [59]. Thus a more complete and quantitative
study of the on-current Ion in nanoscale Ge MOSFETs is now possible.
In this section, we first validate our models comparing our simulations to recent mobility
experiments and then study the Ion in both n- and p-MOSFETs devices designed for a HP
application. We demonstrate that Ge does not outperform strained Si (sSi), but the intro-
duction of uniaxial strain can greatly enhance the Ge performance thanks to band-structure
modifications which increase the carrier velocity. The large series resistance of Ge devices, if
not solved, can substantially degrade the Ion.
5.4.2 Transport model and validation
The mobility and the Ion were simulated with the Multi-Subband Monte Carlo (MSMC) ap-
proach [34] that accounts for the quantization in the inversion layer, for a wide set of scattering
mechanisms and for the non-local transport in nanoscale MOSFETs. The MSMC simulators
for n-MOS and p-MOS transistors are described in [30, 60] and reproduce well the effective
mobility for unstrained n- and p-MOSFETs [30, 60]. The models for surface optical phonons
(SOph) and remote Coulomb scattering (remQ) were presented in [27] and have been extended
to p-MOSFETs consistently with the hole band structure of [61].
The model has been validated against measured long-channel electron and hole mobilities
in [62] for n- and p-MOS transistors of a high-κ metal gate SOI technology. Our model re-
produces well both electron and hole mobilities (µn and µp) by using the same density of
fixed charge at the SiO2-HfO2 interface. Moreover, our simulations are also in agreement
with the measured IDS(VGS) characteristics for the corresponding nano-scale 32nm n- and p-
MOSFETs [62].
The simulations of Ge n-MOS transistors account for the Λ, ∆ and Γ valleys within the
effective mass approximation (EMA) for the different crystal orientations. Fig.5.15 shows the
conduction band equi-energy curves for germanium. The lowest valleys for germanium are
the Λ ones [34], which are strongly anisotropic and non-parabolic. We accounted for the non-
parabolicity in the transport plane [63]. We also accounted for the effect of the ∆ and Γ valleys,
because they are quite close in energy to the Λ valleys, so their contribution to the transport
might be non-negligible.
In order to improve the accuracy in the calculation of the different valleys subband minima,
whose relative position critically affects the subband population and hence the transport, we
used the Linear Combination of Bulk Bands (LCBB) quantization model [32] to extract mod-
ified quantization masses mq to be used in the simplified EMA model. The mq values used
in this work are reported in Tab.5.3 and, to improve the EMA accuracy, we used the Linear
Combination of bulk Bands (LCBB) quantization model [32] to extract the modified quantiza-
tion masses mq in Tab.5.3. (with respect to the values inferred by transverse and longitudinal
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Figure 5.15: Sketch of the main conduction band equi-energy curves in the first Brillouin zone
for germanium. (a) Four-fold Λ valleys. The Λ minima lay along the 〈111〉 equivalent directions.
(b) Six-fold ∆ valleys. The ∆ minima lay along the 〈100〉 equivalent directions. The CCS crystal
axis are reported. (c) Spherical Γ valley.
Ge (100) Ge (111) Ge (110)
ν mq ν mq ν mq
Λ 4 0.1539 (0.1185)
1 2.0756 (1.588) 2 0.2726 (0.2205)
3 0.1187 (0.0905) 2 0.1039 (0.081)
∆
2 0.8355 (1.353)
6 0.3094 (0.3929)
2 0.2341 (0.29)
4 0.1943 (0.29) 4 0.3136 (0.4776)
Table 5.3: Quantization mass mq extracted by fitting with an EMA model the subband minima
calculated with the LCBB method for triangular wells with different confining electric fields.
The values in parenthesis are those inferred from transverse and the longitudinal masses of bulk
Ge [63].
masses of bulk Ge [63]). The quantization masses mq are reported in Tab.5.3 and Fig.5.16
shows the good agreement between the subband minima obtained with either the EMA or the
LCBB model (using the same confining potential).
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Figure 5.16: Subband minima calculated with the LCBB (symbols) and the EMA model (lines,
mq from Tab.5.3) for the same confining potential obtained with an EMA based self-consistent
Schro¨dingerPoisson solver. The two lowest subbands for the (100) (left) and the (110) (right)
crystal orientations are shown.
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Parameter name Holes Electrons
(100) (110) (111)
Surface Roughness:
∆[nm] 0.368 1.2 1.2 1.0
Λ [nm] 3 1.3 1.3 1.5
Phonons:
Acoustic Dacc [eV] 11 from [64]
Optical Dopt [108eV/cm] 6 from [64]
Optical Ph. Energy [meV] 38 from [64]
Table 5.4: Scattering parameters used in all Ge simulations. Intra-valley and inter-valley elec-
tron phonons are from [64] but the deformation potential of intra-valley acoustic phonons has
been empirically increased by (13/9) (with respect to [64]), namely by the same factor used
also in Si to reproduce phonon limited mobility in inversion layers [66, 67]. Hole scattering
parameters from [69].
With the phonon set in [64] our simulations reproduce the velocity versus field curves in
bulk Ge [65]. For Ge MOSFET simulations, instead, the deformation potential for acoustic
phonons is empirically increased with respect to [64] by the same enhancement factor used also
in Si inversion layers [66, 67].
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Figure 5.17: (a) Experimental [58] and simulated (100) and (110) Ge electron mobility versus
electron inversion density for different crystal orientations. A GeO2-Al2O3 gate stack was as-
sumed with a density NQ=6·1012cm−2 of charges at the GeO2-Al2O3 interface (GeO2 thickness
0.5nm) and a density Dit=4·1011cm−2 of interface states at the Ge-GeO2 consistent with [57].
(b) Experimental [57, 58] and simulated (111) Ge electron mobility versus electron inversion
density for different crystal orientations. Same gate stack and trap densities as in (a). Scat-
tering parameters from Tab.5.4 for both plots. The (100) Si universal mobility curve has been
reported for comparison.
Fig.5.17 show the good agreement between experiments [57, 58] and simulations for the µn
in Ge (100) and (111) MOSFETs, obtained using the experimental value of the fixed charge
density at the GeO2-Al2O3 reported in [57]. For the same roughness parameters the effective
mobility is somewhat better for the (110) compared to the (100) orientation (see Fig.5.17). The
SOph for the GeO2 dielectric were included according to the GeO2 parameters in [68]; their
impact on mobility is modest (about 3% at high effective field Feff).
The MSMC simulations of Ge p-MOSFETs were obtained by calibrating the anisotropic
and non-parabolic hole band-structure model of [61] using an extensive comparison to k·p
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Figure 5.18: Experimental [56, 57] and simulated hole mobility versus hole inversion density.
The universal hole mobility has been reported for comparison. Scattering parameters from
Tab.5.4.
calculations. Fig.5.18 shows the good agreement with the largest reported experimental µp
values with the same scattering parameters as in [69]. Tab.5.4 summarizes the scattering
parameters for electrons and holes in Ge that were used throughout the paper.
The uniaxial stress in Si n-MOSFETs was described by introducing a splitting between the
∆4 and ∆2 subbands and by changing the transport masses of the ∆2 according to [36]. In
order to obtain a good agreement with experimental mobility enhancement we also assumed
that the RMS value ∆sr of the surface roughness is reduced by the strain, similarly to the
case of the biaxial strain [70]. The strain for Si p-MOSFETs was implicitly accounted for by
calibrating the hole band-structure model for each stress condition [71]; no strain dependent
∆sr values were used for p-MOS devices.
The modeling of the uniaxial stress for p-type Si MOSFETs has been described in detail in
Chapter 3.
The uniaxial strain in (100) Ge n-MOSFETs was modeled introducing in the simulations
the splitting between the Λ|| and the Λ⊥ valleys reported in [59] and obtained with DFT cal-
culations; the corresponding strain induced modulation of the transport masses was considered
to be negligible [59]. Fig.5.19 illustrates the good agreement between the simulated and experi-
mental µn enhancements employing the same scattering parameters as in Fig.5.17 (see Tab.5.4).
Fig.5.20(a) shows that the physical mechanism responsible for the µn improvement is the stress
induced repopulation of the Λ⊥ valleys that have a smaller transport mass than the Λ|| valleys
(as sketched in Fig.5.20(b)). The population of the ∆2, ∆4 and Γ valleys is always negligible.
5.4.3 Ion in Si and Ge MOSFETs
The transport model validated in Fig.5.19 was used to simulate high performance SOI double-
gate (DG) devices with LG=25nm and 16nm with either Si or Ge channel. The devices were
designed as high performance MOSFETs and ideal work function flexibility is assumed to
achieve the same VT (defined as VGS at IDS=1µA/µm) of about 200mV for all the transis-
tors. Series resistances RSD were accounted for as external lumped elements; unless otherwise
specified we used RSD=140Ωµm and RSD=160Ωµm for LG=25nm and LG=16nm, respectively,
consistently with the ITRS roadmap. Ion is defined as IDS for extrinsic voltages VGS=VDS=1V.
The IDS is always reported per unit width, per gate. For Si and sSi devices we assumed an SiO2-
HfO2 gate stack and for Ge devices a GeO2 gate dielectric which give EOT=1nm and 0.85nm
for LG=25nm and LG=16nm, respectively [58]. The appropriate SOph and RCS scattering
mechanisms were accounted for, but they have a modest impact on the Ion.
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Figure 5.19: (100)/[110] Ge. Measured (symbols, [59]) and simulated (lines) electron mobility
versus uniaxial tensile stress along the [110] and [110] directions and at Feff=0.5MV/cm. The
inset shows a zoom for low stress values. The simulated mobility enhancement saturates at
about 1.5GPa.
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Figure 5.20: (a) (100) Ge. Simulated occupation of the Λ||, Λ⊥ (see (b)), and ∆2, ∆4 valleys
versus stress along the [110] direction. Open symbols are results obtained with an equilibrium
self-consistent Schro¨dinger-Poisson solver used for mobility calculation and for Feff=0.5MV/cm
(as in Fig.5.19). Tensile stress results in a strong repopulation of the Λ⊥ valley. The population
of the ∆2, ∆4 valleys is always negligible. Closed symbols indicate the relative population at
the virtual source of a 25nm Ge n-MOS obtained with self-consistent MSMC simulations and
for an inversion density at the VS Ninv=1013cm−2. (b) Sketch of the Λ valleys for a (100) Ge
n-MOSFET with [110] transport direction. The Λ|| valleys are aligned with transport and have
transport mass 1.086m0; the Λ⊥ valleys have a remarkably lower transport mass 0.082m0 [63].
The arrows indicate the stress induced repopulation of the Λ⊥ valleys (see (a)).
Fig.5.21 shows that unstrained Ge n- and p-MOSFETs are competitive with but do not
outperform sSi devices (for a 1.5GPa uniaxial stress). To investigate this point, Fig.5.22 reports
the hole equi-energy contour lines for Si, sSi and Ge (same stress as in Fig.5.21) showing that
the band curvature for a fixed energy in the [110] direction is similar for sSi and Ge.
At the same time, Fig.5.24(a) demonstrates that the injection velocities at the virtual source
(VS) are comparable for sSi and Ge n-MOSFETs. Fig.5.21 also shows that the tensile stress
can improve remarkably the Ion of Ge n-MOSFETs. Fig.5.23(a) reports the Ion versus the
stress for both Si and Ge n-MOSFETs; different crystal orientations for unstrained Ge are also
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Figure 5.21: Simulated drain current versus gate voltage for the 25nm DG device and for
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Figure 5.22: (100) Hole equi-energy contour lines at 20meV above the minimum of the lowest
subband and for an effective field of Feff=0.7MV/cm. Results from quantized k·p calculations.
shown. The Ion for (110) and (111) Ge is larger than for sSi, essentially because of the larger
injection velocity shown in Fig.5.24(a). Furthermore, the strained (100) Ge can outperform sSi
significantly for a given RSD value. Fig.5.23(b) confirms that the Ion is similar in Ge and sSi p-
MOSFETs up to largest stress values. Fig.5.20 suggests that the Ion enhancement is due to the
repopulation of the Λ⊥ valleys at the VS [72], which is the same physical mechanism responsible
for the mobility enhancement. Fig.5.24 consistently shows the increase of the injection velocity
at the VS of n-MOSFETs with the tensile stress; the reflection coefficient r, instead, is not much
improved by the stress. The advantages of the sGe are confirmed also for the MOSFETs scaled
to 16nm (see Fig.5.23(c)). Fig.5.23(a) finally shows that, if the RSD of the Ge n-MOSFETs
is increased by 50% with respect to the Si devices, then the Ion improvement of the sGe is
completely lost.
5.5 Resume
In this chapter we have presented the main results obtained by using the semiclassical models
developed during the work. We mainly focused our attention to study, understand and optimize
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Figure 5.24: Injection velocity at the VS (a) and reflection coefficients (b) for some of the Si
and Ge n-MOSFETs of Fig.5.23(a).
the strain in advanced nanoscale MOSFET devices.
Section 5.2 addressed the strain engineering in n- and p-type FinFETs by using direct strain
measurements, mobility characterization and physics-based modelling. We identified the pres-
ence of a large vertical compressive strain in the transistor fin, which improves the electron
mobility substantially without reducing the hole mobility. We noticed that both the electron
and the hole measured mobility was found to be fairly insensitive to the fin width in the ex-
plored Wfin range. Considering the marked electron mobility sensitivity to the strain, one
may interpret the mobility independence of Wfin as an evidence that the strain configuration
is fairly independent of the fin width. The numerical simulations show that the electron mo-
bility can be further improved by using a tensile strain in fin length direction, whereas hole
mobility can be increased by using a compressive strain in the same direction. The effect of
multiple stressors was investigated also for nanoscale n-type FinFETs by using Multi Subband
Monte Carlo simulations. We observed that the stress configurations identified by the mobility
analysis yield substantial improvements in the ION of nanoscale transistors and that a careful
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optimization of the series resistance is a crucial step to exploit at best the potentials of the
strain engineering.
Section 5.3 presented a simulation study using comprehensive models for electron and hole
mobilities to critically examine a recent interpretation for the mobility enhancements in biaxially
strained MOSFETs [49], according to which the strain affects the correlation length Λ of the
surface roughness spectrum. Our simulations, carefully calibrated against universal mobility
curves, have been systematically compared to a large bulk of experiments at room temperature,
which allowed us to study the impact on the calculated mobility of different possible assumptions
for surface roughness parameters in strained devices. Our results confirmed that a strain-
induced reduction of the correlation length Λ of the surface roughness spectrum is a plausible
explanation for the mobility enhancement observed in the presence of biaxial strain.
Finally, in Section 5.4 our simulations extensively verified with experiments demonstrated
that Ge MOSFETs are competitive with but do not outperform sSi devices in terms of on-
current. The sGe has great potentials for n-MOSFETs, however the engineering of the RSD is
a crucial issue to exploit the potential advantages of Ge transistors.
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6.1 Introduction
The continued scaling of semiconductor device dimensions accelerates the development ofnew simulation models and software tools which can correctly model quantum effects in ex-
tremely small devices. Chapter 4 has presented the semiclassical approach in the framework of
the k·p theory, where the quantum mechanical effects have been introduced only in the calcula-
tion of the subbands and the scattering rates, so it does not represent a full-quantum approach.
As already said, the semi-classical approach poses a lower limit to the device dimensions we
can simulate.
The full-quantum simulation approaches, on the other side, can overcome this limit, but are
usually far more demanding from the computational standpoint with respect to the semiclassical
ones. The full-quantum models can naturally include quantum effects along the transport
direction like band-to-band-tunneling (BTBT) and interference effects, which are problematic
to include in a semi-classical model. In the past few years, the increased performances of
modern computers allowed to implement full-quantum approaches and to simulate realistic
device structures. One possible way to tackle the full quantum transport problem in small
devices is to directly solve the Schro¨dinger equation by using the finite difference or finite
elements techniques and imposing open boundary conditions [1]. Another possibility to include
interference and tunneling effects along the transport direction would be to use the Wigner
function theory [2].
In this chapter, we rather focus our attention on the Green’s function (GF) formalism [3, 4],
where we solve the equations for the single-particle GF instead of considering the Schro¨dinger
equation discretized on a real-space mesh. The main advantage of the GF formalism is not
related with the computational cost, but instead the fact that such formalism is very general
and can be used to include also the electron-phonon interaction (as we will see in Sec.6.4).
In this respect, the GF method can be used with any kind of Hamiltonian, from atomistic to
effective mass ones, and many techniques have been developed in order to reduce the CPU time.
In the course of the PhD program, we developed a 3-D Poisson-NEGF solver based on a 8-
band k·p Hamiltonian (see Section 2.5) to simulate transport in direct-bandgap semiconductor
materials. In particular, the next chapter will present the results of a simulation study which
employs this model in order to simulate InAs tunneling-based nanowire transistors (Tunnel-
FETs) and to systematically benchmark them against strained-silicon nanowire MOSFETs for
low-power and ultra-low-power applications.
This chapter is devoted to the introduction of the formalism we used in order to simulate
realistic devices in the full quantum approach. In particular, Sec.6.2 briefly reviews the Non-
Equilibrium Green’s function (NEGF) approach together with the recursive algorithms we
implemented in order to calculate the GF for a coherent simulation. Subsequently, Sec.6.3
introduces the coupled mode-space approach, which is a widely used technique to reduce the
computational burden. The electron-phonon interactions within the NEGF model are treated
in Sec.6.4, and Sec.6.5, finally, presents the validation of our model, obtained both by inspecting
internal quantities and by comparing the results of our model with the simulations found in
literature for the same structures.
6.2 The Non Equilibrium Green’s Function formalism
6.2.1 Basic concepts
Let us write a time-independent, closed boundary Schro¨dinger equation in the operator nota-
tion:
[E − Hˆ]ψ = 0 , (6.1)
where Hˆ is a general single-particle Hamiltonian and E can take only the values En correspond-
ing to the eigen-energies of the system. The retarded GF operator Gˆ associated to Eq.6.1 is
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defined as
[E − Hˆ] Gˆ(E) = 1 (6.2)
and Gˆ(E) depends on the energy E, that is now a parameter in Eq.6.2 and can take any possible
value. The general expression for Gˆ(E) is given by
Gˆ(E) = (E − Hˆ)−1 (6.3)
which is defined for any energy E, except for the singularities corresponding to the eigenenergies
En of Hˆ. In order to avoid such singularities, we can re-write Eq.6.3 as
Gˆ(E) = (E + i0+ − Hˆ)−1 (6.4)
where we have introduced the small imaginary quantity i0+. As already said, the retarded GF
Gˆ in Eq.6.4 depends on the energy E and this represents a big conceptual step with respect to
the standard Schro¨dinger equation, where the eigenenergies are the solutions of an eigenvalue
problem (see, for instance, Eq.2.1). In fact, the energy E entering Eq.6.4 is an independent
variable and represents the energy of excitation from an external source. Hence, in order to
evaluate the quantities we are interested in, we have to calculate the GF for a dense energy
grid, which typically results in a large computational burden.
Physically speaking, the inverse Fourier transform of the retarded GF represents the causal
impulse response of the Schro¨dinger equation [3], and expresses how the system reacts to an
impulse given at a certain time instant. In a similar way we can define the advanced GF
operator Ga, which is a valid mathematical solution of Eq.6.3, but does not have a direct
physical interpretation, because it is related to the anti-causal response of the system:
Gˆa(E) = (E − i0+ − Hˆ)−1 (6.5)
It should be noted that Eqs.6.4 and 6.5 hold for any Hamiltonian (from effective mass to
atomistic ones), thus the GF formalism is indeed very general. In what follows we will limit our
considerations to the matrix formulation of the problem, that is to the formulation obtained by
using a discretization scheme based on a grid in real space of the operator Hˆ, which turns Hˆ
into the matrix H. An example of this discretization procedure is described in Section 2.2.1.
To be more explicit in this respect, we denote with rd=(r1,r2,. . . ,rN ) the vector of N
discretization points in the 3-D real-space mesh (see Fig.6.1). If we adopt the EMA, Hˆ is a
scalar operator, hence the corresponding H is a N ×N matrix.
Figure 6.1: Sketch of the simulated device attached to a semi-infinite lead. The circles highlight
some grid points labeled as ri. The total number of points N corresponds to N=NxNyNz. We
also reported the surface GF Gs of the lead and the hopping matrix V between the lead and
the device.
Besides, also the retarded (advanced) GFs G (Ga) becomes a matrix with the same rank
as H, i.e. N ×N . Eq.6.4 can be thus re-written as:
G(E) = [(E + i0+)I−H]−1 (6.6)
94 Quantum transport approach
where I is an N ×N identity matrix. Moreover, it can be demonstrated that the advanced GF
is the complex conjugate of the retarded GF, that is
Ga = G† (6.7)
Eqs.6.6 and 6.7 are valid only if we consider an isolated device described by the Hamiltonian
H and with closed boundary conditions. One of the most important parts of the GF theory
concerns the modeling of the open boundary conditions: this condition is described by assuming
semi-infinite leads attached to the device and is modeled as a self-energy matrix ΣLead [3] which
adds to the Hamiltonian matrix H. Thus, Eq.6.6 is re-written as
G(E) = [(E + i0+)I−H−ΣLead]−1 (6.8)
where ΣLead is a N ×N matrix which contains the interaction with the contacts. If we consider
for instance, a channel connected with two leads labeled as S and D, the matrix ΣLead can be
written as
ΣLead =

ΣS 0 · · ·
0 0 · · ·
· · · · · · · · ·
· · · 0 0
· · · 0 ΣD
 (6.9)
It can be demonstrated that the self-energy of a single contact can be calculated starting from
the surface GF Gs [3]:
ΣC = VGsV† (6.10)
where V is the coupling Hamiltonian between the channel and the contact, as depicted in
Fig.6.1. In the case of a MOS device, the subscript C refers to the source S or drain D
contacts. In Section 6.2.6 we will present the recursive algorithm required to compute Gs.
In a coherent simulation, the knowledge of the retarded GF allows us to calculate the
most important physical quantities, namely the charge and the current. The density matrix ρ
reads [3]:
ρ(rd, r′d) =
1
Ω
∫
(dE/2pi)[GΓSG†f0(E − Ef,S) +GΓDG†f0(E − Ef,D)] (6.11)
where Ω is the volume of an element in the 3-D grid, f0 is the Fermi-Dirac distribution function,
Ef,S and Ef,D are the Fermi-energies at the source and drain contacts, respectively. The term
ΓC is the broadening matrix and is equal to the anti-hermitian part of ΣC:
ΓC = i[ΣC −Σ†C], C = S,D (6.12)
The diagonal elements of ρ represent the electron concentration
n(rd) = ρ(rd, rd) (6.13)
By using the Landauer theory, the current can be calculated as [3]
I =
e
h
∫
dE T (E) [f0(E − Ef,S)− f0(E − Ef,D)] (6.14)
It is clear from Eq.6.14 that the current is non-zero only if the the source and drain Fermi
levels are different, that is if a non-zero voltage difference exists between the drain and source
contacts. The real and scalar quantity T (E) is the transmission coefficient, which is always less
than one and can be expressed as a function of the retarded GF and the broadening matrices
at the two contacts as [3]
T = Trace{ΓSGΓDG†} (6.15)
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In practice, the matrix inversion of Eq.6.8 can be performed directly only if the system is
small, i.e. the rank of H is also small. The aim of our work, however, is to simulate a full
3-D nano-scale transistor with realistic dimensions, hence we deal with very large Hamiltonians
and the term in curly brackets in the right-hand side of Eq.6.8 cannot be directly inverted.
We will see in Section 6.2.2 that, in order to evaluate the current density and the carrier
concentration, we do not need the full retarded GF matrix, but only small parts of it. Hence, if
the Hamiltonian is written as a tri-diagonal block matrix, it can be demonstrated that the full
matrix inversion of Eq.6.8 can be converted into a block-inversion, thus reducing dramatically
the computational cost. Section 6.2.2 introduces the Dyson equation and derives the iterative
procedure to calculate the retarded GF in a ballistic case.
6.2.2 The Dyson equation approach
This section derives the Dyson equation and illustrates simple 1-D and 2-D examples based on
EMA Hamiltonians. Indeed, we developed a NEGF solver based on the 8-band k·p Hamiltonian
introduced in Section 2.5, but, once we write the Hamiltonian as a tri-diagonal block matrix,
all the transformations and the recursive algorithms are very general and remain the same also
for different Hamiltonians.
Consider an unperturbed system whose Hamiltonian matrix is H0. The corresponding
(unperturbed) retarded GF g is defined as
g = (EI−H0)−1 (6.16)
In Eq.6.16 we have implicitly assumed that the small imaginary term i0+ introduced in Eq.6.4
has been included in the energy term.
Assume that we perturb the system with a small Hamiltonian V. We can write the new
retarded GF G as
G = (EI−H)−1 (6.17)
where H is the perturbed Hamiltonian defined as
H = H0 +V . (6.18)
Using Eqs.6.16 and 6.18 we can rewrite Eq.6.17 as
G = (EI−H0 −V)−1 =
(
g−1 −V)−1 (6.19)
which, with straight-forward matrix algebra, gives the Dyson equation [4, 5]
G = g + gVG = g +GVg (6.20)
Eq.6.20 can be written explicitly as
G(m,n) = g(m,n) +
∑
p,q
g(m, p)V (p, q)G(q, n) = g(m,n) +
∑
p,q
G(m, p)V (p, q) g(q, n) (6.21)
which relates the perturbed GF elements G(m,n) to the unperturbed ones g(m,n) via the
elements V (p, q) of the perturbation Hamiltonian. The indexes m, n, p and q run over the N
discretization points.
6.2.3 A simple 1-D example
Consider now a semi-infinite chain of sites as in Fig.6.2(a) characterized by an unperturbed
GF g and by a single energy level ε0 for each site. The binding energy (hopping) between two
adjacent sites in the EMA is equal to t = h¯/2m∗a2. Assume to perturb the system by adding a
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Figure 6.2: (a) Unperturbed semi-infinite chain of sites, each characterized by a single energy
level ε0. The binding energy (hopping) between two adjacent sites in the EMA is equal to
t = h¯/2m0a2. (b) Adding a single site perturbs the system.
further site (Fig.6.2(b)). This simplified example mimics the coupling of a semi-infinite contact
with a real device [3]. Using Eq.6.21 one can write the following system of equations{
G0,0 = g0,0 + g0,0 V0,−1G−1,0
G−1,0 = g−1,−1 V−1,0G0,0
(6.22)
which relates the unperturbed (g0,0 and g−1,−1) to the perturbed (G0,0 and G−1,0) GF com-
ponents. All the other terms in the summations of Eq.6.22 vanish (e.g. g−1,0 is zero because
in the unperturbed case we do not have the site labeled as 0). Now we can conjecture that
the final system is identical to the initial one, because in both cases we are dealing with a lead
taking the form of a semi-infinite set of sites. Hence, we may identify the diagonal GF elements
of the last sites in both systems and write
g−1,−1 = G0,0 (6.23)
Considering a constant hopping term t between sites and writing the unperturbed GF as g0,0 =
(E−ε0)−1 we can combine Eqs.6.22 and 6.23 in order to obtain the following closed relationship
for the unknown element G0,0 of the perturbed Hamiltonian
t2G20,0 − (E − ε0)G0,0 + 1 = 0 (6.24)
The term G0,0 is the surface GF introduced in Eq.6.10. Solving Eq.6.24 and taking only the
negative solution one can obtain
G0,0 =
1
t
(
X − i
√
1−X2
)
(6.25)
where
X =
E − ε0
2t
(6.26)
6.2.4 A 2-D example
General Formulation
Once we have calculated the GF for the simplified one dimensional case, it is quite easy to
extend the results to a two dimensional case (see Fig.6.3) if we make use of the EMA approach.
In this case we have a vector of eigenenergies for each device section (equal to the number of
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points in the vertical direction if we work with EMA), hence, consistently with Eq.6.25, the
contact GF Gs in the eigenvector representation is a diagonal matrix whose elements are
Gs(n, n) =
1
tx
(
Xn − i
√
1−X2n
)
(6.27)
where n is the subband index and
Xn =
E + 2tx − εn
2tx
(6.28)
and tx is defined in Eq.6.38. The matrix Gs has dimension Ny ×Ny, Ny being the number of
discretization points in the vertical direction. In this case εn is the n-th eigenvalue from a 1D
Schro¨dinger solution.
y
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Figure 6.3: (a) 2D sketch of a MOS device with the coordinate system. (b) Corresponding
discretization grid with the natural site ordering.
The real space matrix representation GRS of the contact GF Gs can be calculated with the
unitary transformation
GRS = UGsU† (6.29)
where U is the (Ny×Ny) eigenvector matrix , thus the GF has dimensions equal to (Ny×Ny).
It can be demonstrated that the contact self-energy ΣC is given by [3]
ΣC = V
†
DCGRSVDC (6.30)
where VDC is the hopping matrix between the contact and the device, which can be written as
VDC = −txI (6.31)
where tx is defined in Eq.6.38. This result is very general, as it does not depend on the
Hamiltonian nor on the discretization scheme.
Once we have calculated the self-energies for each contact we can calculate the complete
retarded GF G starting from Eq.6.8 as
G = (EI−H2D −ΣLead)−1 (6.32)
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where H2D is the 2D Hamiltonian of the system and can be written as
H2D =

H1,1 −txI 0 · · ·
−txI H2,2 −txI 0 · · ·
0 −txI H3,3 −txI 0 · · ·
· · · · · · · · · · · · · · · · · ·
· · · 0 −txI HNx−1,Nx−1 −txI
· · · 0 −txI HNx,Nx
 (6.33)
The elements Hi,i constitute a Ny ×Ny tri-diagonal matrix, which can be written as
Hi,i =

h1,1 −ty 0 · · ·
−ty h2,2 −ty 0 · · ·
· · · · · · · · · · · · · · ·
· · · 0 −ty hNy−1,Ny−1 −ty
· · · 0 −ty hNy,Ny
 (6.34)
and hi,i = 2tx + 2ty − qVi(x). The total self-energy ΣLead entering Eq.6.32 is a NxNy ×NxNy
matrix which contains the self-energies of the source and drain contacts and has only two
Ny ×Ny non-zero sub-matrices. The ΣLead reads:
ΣLead =

ΣS 0 · · ·
0 0 · · ·
· · · · · · · · ·
· · · 0 0
· · · 0 ΣD
 (6.35)
If we adopt the EMA and the finite differences discretization scheme, then the inverse of the
GF is a block tri-diagonal matrix consisting of Nx×Nx matrices each with dimensions Ny×Ny
and reads
G =

D1,1 −ΣS txI 0 · · ·
txI D2,2 txI 0 · · ·
0 txI D3,3 txI 0 · · ·
· · · · · · · · · · · · · · · · · ·
· · · 0 txI DNx−1,Nx−1 txI
· · · 0 txI DNx,Nx −ΣD

−1
(6.36)
where Di,i is a Ny ×Ny matrix and has a tridiagonal form e.g.
Di,i =

d1,1 ty 0 · · ·
ty d2,2 ty 0 · · ·
· · · · · · · · · · · · · · ·
· · · 0 ty dNy−1,Ny−1 ty
· · · 0 ty dNy,Ny
 (6.37)
and di,i = E−2tx−2ty+qVi(x). In this latter expression Vi(x) is the electrostatic potential for
the i-th slice. The hopping terms in Eqs.6.36 and 6.37 represent the coupling between adjacent
sites in x and y directions. These terms can be written as
tx =
h¯2
2m∗x∆2x
and ty =
h¯2
2m∗y∆2y
(6.38)
Eq.6.36 can be formally re-written as
G =

G1,1 G1,2 · · · G1,Nx
G2,1 G2,2 · · · G2,Nx
...
...
. . .
...
GNx,1 GNx,2 · · · GNx,Nx
 (6.39)
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where each block Gi,i has dimension Ny ×Ny. From Eqs.6.36 and 6.39 we see that the inverse
of Gr is block tri-diagonal, but G itself is dense.
The local density of states LDOS at a generic discretization point ri,j=(xi,yj) in real space
is given by
LDOS(ri,j , E) = − 12pi Im[G(ri,j , ri,j , E)− (G(ri,j , ri,j , E))
†]j,j (6.40)
The total density of states DOS(E) is given by the sum of the diagonal elements
DOS(E) = − 1
2pi
Im{Trace[G(E)− (G(E))†]} (6.41)
By starting from Eqs.6.11, 6.13 for the expression of n(xi, yj) and then Eqs.6.12, 6.35 for
the broadening matrix, it can be demonstrated that the electronic concentration for each grid
point (xi, yj) is given by
n(xi, yj) = g Akz
∫
dE
2pi
[
Gi,1 ΓS (G†)1,i F−1/2((Ef,S − E)/KT ) +
Gi,Nx ΓD (G
†)Nx,i F−1/2((Ef,D − E)/KT )
]
j,j
(6.42)
where g is the degeneration factor, the broadening of the density of states reads
ΓS,D = i[ΓS,D − Γ†S,D] (6.43)
and the constant term Akz is equal to
Akz =
√
2mzKT
pih¯2
(6.44)
The symbol F−1/2(x) indicates the Fermi integral of order −1/2 and µS,D is the Fermi level
at the S/D contact. From Eq.6.42 it is clear that if we want to determine the electronic
concentration we need only the first and last columns of the full GF of Eq.6.39 i.e.
G =

G1,1 G1,2 · · · G1,Nx
G2,1 G2,2 · · · G2,Nx
...
...
. . .
...
GNx,1 GNx,2 · · · GNx,Nx
 (6.45)
In the case of coherent transport, starting from Eqs.6.14 and 6.15 it can be demonstrated
that the current reads [3]
I = g Akz
e
h
∫
dE Trace
{
ΓSG1,Nx ΓD (G
†)Nx,1
}
×[
F−1/2((Ef,S − E)/KT )− F−1/2((Ef,D − E)/KT )
]
(6.46)
Hence for the current we only need the small matrix G1,Nx , which is the upper-right block of
the full GF:
G =

G1,1 G1,2 · · · G1,Nx
G2,1 G2,2 · · · G2,Nx
...
...
. . .
...
GNx,1 GNx,2 · · · GNx,Nx
 (6.47)
Similar expression can be derived for a 3-D EMA case, except for the fact that the matrices
involved are much larger.
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6.2.5 Recursive Method
To invert the r.h.s of Eq.6.36 and determine G can be a daunting task because this matrix has
(Nx×Ny)2 elements and, moreover, it has to be done for a large number of energies E defined
on a dense energy grid. There is an alternative way to determine exactly G or sub-matrices of
G using the Dyson equation. It is important to remember that, in order to calculate carrier
concentration and current, we need only a small part of the GF (see Eqs.6.45 and 6.47), and
so it is not necessary to know all the elements and to invert the entire matrix in the r.h.s of
Eq.6.32.
Here we should point out that the presented recursive algorithms can be used only if the
matrix [H +Σ] is a tri-diagonal block matrix. If this is not the case, the recursive algorithm
cannot be used and Eq.6.36 has to be inverted directly. Fig.6.4 sketches the device sections
Figure 6.4: Sketch of the device sections along the transport direction x. The Hamiltonian of
a general section is Hi,i, while Hi,j , j=i± 1 is the hopping term.
along the transport direction x. The perturbation of the system consists in adding one slice at
a time on one side of the device, starting from one contact. In particular, using Eq.6.19 we can
write the relation between the unperturbed GF of the first slice g1,1 and the perturbed gLeft1,1 ,
which is not yet the final GF, because it is perturbed only on the left side, since we add the
first slice to the source contact (see Fig.6.4). In particular we can write:
gLeft1,1 = (g
−1
1,1 −ΣS)−1 (6.48)
where the superscript Left means coming from the left side, because we’re entering the device
and we’re going to calculate the equilibrium GF g for each slice.
For a generic slice (i.e. i = 2, . . . , Nx − 1) Eq.6.48 becomes
gLefti,i = (g
−1
i,i −Vi,i−1 gLefti−1,i−1V†i,i−1)−1 (6.49)
In this case we have used the result of self-energies calculation (see Eq.6.30) which is completely
general. This means that it can be used both when connecting the contact and the device and
inside the device when we go from one section to the adjacent one (see Fig.6.4). Once we arrive
at the right-end side of the device we know the self-energy of the drain ΣD, hence we can
calculate the real perturbed GF G. Hence, the last equation of the chain will be
GNx,Nx = (g
−1
Nx,Nx
−VNx,Nx−1 gLeftNx−1,Nx−1V†Nx,Nx−1 −ΣD)−1 (6.50)
Eq.6.50 gives the final out-of-equilibrium GF for the last slice. In Eq.6.50 we can identify
the contributions of the fluxes coming from the left and from the right sides. Once GNx,Nx
is known, one can proceed in the calculation of the parts of the total retarded GF needed to
calculate current and charge concentration (see Eqs.6.45 and 6.47). In particular, using the
Dyson Equation we can calculate the last column of block matrices Gi,Nx using Eq.6.21 to
write
Gi−1,Nx = g
Left
i−1,i−1Vi−1,iGi,Nx (6.51)
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which allows one to calculate Gi,Nx for any i ≤ (Nx−1). In Eq.6.51 we have used the fact that
gLefti−1,i is null in the unperturbed problem because the device sections are not connected.
The procedure from Eq.6.48 to 6.50 can be repeated starting from the right side to calculate
the Gi,1 terms [6].
Finally, starting from the GNx,Nx calculated in Eq.6.50, one can calculate the blocks on the
diagonal by using:
Gi−1,i−1 = gLefti−1,i−1 + g
Left
i−1,i−1Vi−1,iGi,iV
†
i−1,i g
Left
i−1,i−1 (6.52)
We stress once again that the recursive algorithm to calculate the retarded GF is very general
and has the same expressions for any form of Hamiltonian. In particular, we employed such
algorithm to calculate the 3-D GF for the 8-band k·p Hamiltonian introduced in Section 2.5.
A direct application of this procedure with the Hamiltonians discretized directly in real space
is still too demanding from the computational point of view, thus we employed the mode-space
transformation (see Section 6.3), in order to reduce the dimension of the matrices involved in
the calculation.
6.2.6 Sancho-Rubio iteration algorithm
For a generic Hamiltonian H the problem of writing the surface Green’s function and thus
the self energy of the reservoir is not trivial and, in general, does not provide a closed form
expression as in Eq.6.27. The iterative algorithm to determine the surface GF for semi-infinite
leads first proposed in [7] starts by writing the GF for the isolated slice i and for a given energy
E as
Gi,i = (EI−Hi,i)−1 (6.53)
If we assume of a homogeneous reservoir, i.e. H0,0 = H1,1 = H2,2 = . . . and H0,1 = H1,2 =
H2,3 = . . ., we can re-write Eq.6.21 as
G0,0 = g0,0 + g0,0H0,1G1,0
G1,0 = g0,0H
†
0,1G0,0 + g0,0H0,1G2,0
. . .
Gn,0 = g0,0H
†
0,1Gn−1,0 + g0,0H0,1Gn+1,0
(6.54)
where positive indexes denote sites inside the contact. If we now multiply on the left all the
expressions in Eq.6.54 by g−10,0, we can re-write the chain of matrix equations inside the semi-
infinite contact as:
(EI−H0,0)G0,0 = I+H0,1G1,0
(EI−H0,0)G1,0 = H†0,1G0,0 +H01G2,0
. . .
(EI−H0,0)Gn,0 = H†0,1Gn−1,0 +H01Gn+1,0
(6.55)
where I is the identity matrix, H00 and H01 are the diagonal and off-diagonal block matrices of
the total Hamiltonian H, respectively. It is worth noting that such formulation is independent
on the representation of the Hamiltonian as well as on the dimensionality of our problem.
The general term for n ≥ 1 of Eq.6.55 can be written as:
Gn,0 = t0Gn−1,0 + t˜0Gn+1,0 (6.56)
where
t0 = (EI−H0,0)−1H†0,1
t˜0 = (EI−H0,0)−1H0,1 (6.57)
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If we re-write Eq.6.56 for the n− 1 and n+ 1 GF we readily obtain:
Gn−1,0 = t0Gn−2,0 + t˜0Gn,0
Gn+1,0 = t0Gn,0 + t˜0Gn+2,0
(6.58)
Substituting Eq.6.58 into Eq.6.56 one obtains
Gn,0 = t1Gn−2,0 + t˜1Gn+2,0 (6.59)
where n ≥ 2 and
t1 = (I− t0 t˜0 − t˜0 t0)−1 t0 t0
t˜1 = (I− t0 t˜0 − t˜0 t0)−1 t˜0 t˜0 (6.60)
This procedure can be iterated to obtain the general expression
Gn,0 = tiGn−2i,0 + t˜iGn+2i,0 (6.61)
and
ti = (I− ti−1 t˜1−i − t˜1−i t1−i)−1 t1−i t1−i
t˜i = (I− t1−i t˜1−i − t˜1−i t1−i)−1 t˜1−i t˜1−i (6.62)
Eq.6.61 holds for n ≥ 2i. If we set n = 2i in Eq.6.61 we can write another chain of equations:
G1,0 = t0G0,0 + t˜0G2,0
G2,0 = t1G0,0 + t˜1G4,0
G4,0 = t2G0,0 + t˜2G4,0
. . .
G2n,0 = tnG0,0 + t˜nG2n+1,0
(6.63)
Substituting the expressions for G2n,0 for n ≥ 1 back in the first of the Eqs.6.63, we can express
G1,0 as
G1,0 = (t0 + t˜0 t1 + t˜0 t˜1 t2 + . . .+ t˜0 t˜1 · · · t˜n−1 tn)G0,0 + t˜nG2n+1,0 (6.64)
In Eq.6.64 the effect of the n-th term should vanish rapidly because it represents the coupling
between the 0-th and the n-th layer, so we can truncate the sum when convergence is reached.
Thus, Eq.6.64 becomes
G1,0 ' TG0,0 (6.65)
where we have defined the transfer matrix T as
T = t0 +
N∑
n=1
n−1∏
j=0
t˜j
 tn (6.66)
and substituting G1,0 in the first of Eq.6.55, we can finally obtain an expression for the surface
GF G0,0 which is:
G0,0 = (EI−H0,0 −H0,1T)−1 (6.67)
6.3 The mode-space approach
If we discretize the 3-D 8-bands k·p Hamiltonian of Eq.2.50 directly in real-space by using
a finite difference method for each point r=(xi, yj , zk), we obtain a block tri-diagonal matrix
with sub-matricesH(xi, xj), where i identifies the i-th section. Here x is the transport direction
and carriers are confined in the y-z plane (see Fig.6.1). We have already seen in Section 6.2.2
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that the tri-diagonal form for the Hamiltonian is necessary in order to use the Dyson equation
to calculate the retarded GF. The complete real-space Hamiltonian HR reads
HR =

H(x1, x1) H(x1, x2)
H(x2, x1) H(x2, x2) H(x2, x3)
H(x3, x2) H(x3, x3)
. . .
H(xNx , xNx−1) H(xNx , xNx)
 (6.68)
Each H(xi, xj) has rank NbNy Nz, where Nb=8 is the number of bands of the k·p Hamiltonian
and Ny, Nz are the number of discretization points along the y and z directions, respectively. If
we denote with Nx the number of sections in the transport direction, then the total Hamiltonian
has rank NbNxNyNz. It can be demonstrated that the non-diagonal matrices WR are the
same for all sections and the diagonal matrices HR(i)=H(xi, xi) differ only by the electrostatic
potential. Eq.6.68 can thus be rewritten as
HR =

HR(1) WR
W†R HR(2) WR
W†R HR(3)
. . .
W†R HR(Nx)
 (6.69)
where
HR(i) = HR,yz +VR(i) (6.70)
and HR,yz is the discretized kinetic Hamiltonian of the i-th device section, whereas VR(i) is
the diagonal matrix containing the energy potential in the device section. The expression for
HR,yz can be found in App.B.
The manipulation of matrices of such dimensions is an almost intractable problem from a
computational standpoint. We thus resorted to the theoretically equivalent Coupled Mode-
Space formulation [8, 9, 10]. With this approach, the rank of the diagonal and off-diagonal
blocks of the Hamiltonian can be reduced by means of the unitary transformation
HMS(xi, xj) = U(xi)†HR(xi, xj)U(xj) j = {i, i+ 1, i− 1} (6.71)
where
U(xi) = [χ1(xi) · · ·χM (xi)] (6.72)
is the rectangular unitary matrix composed by the M eigenvectors of the 2-D Schro¨dinger
problem at the i-th device section expressed by the equation [10]
[HR(i) +WR +W
†
R]χm(xi) = Em(xi)χm(xi) (6.73)
Eq.6.71 stems from the transformation of the complete 3-D Hamiltonian of Eq.6.69. Given
that HR is a tri-diagonal block-matrix, also the mode-space Hamiltonian HMS preserves the
tri-diagonal form and we can express the blocks as in Eq.6.71.
The eigenvalues Em(xi) and wave-functions χm(xi) are referred to as the modes of the
section xi and the number M of the modes retained in each section sets the rank of the sub-
matrices HMS(xi, xj) of the mode space Hamiltonian. For the problem of the determination of
the modes we refer to Section 2.5.1. In the mode-space, Eq.6.8 is re-written as
GMS(E) = [(E + i0+)I−HMS −ΣMS,C ]−1 (6.74)
where ΣMS,C is the mode-space self-energy for the contact C, which has been transformed as
in Eq.6.71.
We extensively validated the mode-space approach in Section 6.5 by calculating some im-
portant quantities such as density of states or transmission as a function of the number of
modes.
104 Quantum transport approach
6.4 The electron-phonon interaction in the NEGF model
So far we have only considered coherent transport, thus no phase-breaking scattering effects
have been taken into account when we solved the transport equations. We have assumed
that all phase-breaking processes occur into the contacts, thus keeping them at the equilib-
rium. Indeed, it has been demonstrated that scattering events play an important role even in
nano-scale devices, and this effect becomes more and more important when the channel length
increases [11]. The phonon scattering is important for conventional MOS transistors, where
thermo-ionic transport dominates the current and can be important in tunneling-based devices
as well, where the transport is dominated by the tunneling components.
Electron-phonon interaction in the NEGF formalism can be viewed as an additional contact
(see Fig.6.5) which spills-out and re-injects electrons according to the phonon self-energyΣph [3].
Figure 6.5: Idealized simulated device within the NEGF model. The source and the drain
contacts are modeled as semi-infinite reservoirs and are described by their self-energy matrices,
ΣS and ΣD, respectively. The electron-phonon interaction is modeled as an additional contact,
with its own self-energy Σph.
We will limit our analysis to the so-called self-consistent Born approximation [3], where
the interaction is modeled as the coupling between neighboring configurations of the overall
electron-phonon system with one more/less phonons. By doing so, Eq.6.8 for the retarded GF
modifies as
G(E) = [(E + i0+)I−H−ΣLead −Σph]−1 (6.75)
where Σph is the retarded self-energy of the phonon bath. Moreover, in order to be able to use
the recursive algorithms, we will consider only local interactions, i.e. the phonon self-energies
are diagonal matrices in real space.
The NEGF formalism requires to introduce two additional GFs, namely the lesser-than GF
G< and the greater-than GF G>, which are related to the electron and hole concentrations,
respectively. By writing a generalized Dyson Equation, it can be demonstrated that the lesser-
than, greater-than, and retarded GFs are non-linearly coupled and need to be self-consistently
solved [12]. The matrix system to be solved reads
[(E + i0+)I−H−ΣLead −Σph]G = I (6.76a)
G< = GΣ<G† (6.76b)
G> −G< = G−G† (6.76c)
Σ> −Σ< = Σ−Σ† (6.76d)
and the calculation ofG, G< andG> is coupled because the Σph entering Eq.6.76a is expressed
in terms of G< and G>. Hence, we implemented an additional self-consistent loop inside the
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NEGF solver in order to calculate the different GFs. Here, the lesser-than self-energies for
phonon scattering are expressed within the self-consistent Born approximation:
Σ<(>) = D<(>)0 G
<(>) (6.77)
whereD<(>)0 is proportional to the Green’s function of the unperturbed phonon bath [13]. More
precisely, the mode-space lesser-than self-energy for acoustic phonons and for the n−th mode
reads
Σ<n,nMS,ac(xi, xi;E) =
D2ackBT
ρv2s
∑
m
Im,n(xi, xi)G
<m,m
MS (xi, xi;E) , (6.78)
where
Im,n(xi, xj) =
∫
dy
∫
dz |χm(xi, y, z)|2 |χn(xj , y, z)|2 (6.79)
is the usual form factor, ρ is the material density, vs is the sound velocity, T is the temperature
and Dac is the acoustic deformation potential (see Tab.6.1). The lesser-than self-energy for
dispersionless optical phonons can be expressed as
Σ<n,nMS,opt(xi, xi;E) =
h¯D2opt
2ρωj
∑
m
Im,n(xi, xi)G
<m,m
MS (xi, xi;E ± h¯ωj)
[
Nj +
1
2
± 1
2
]
(6.80)
where ωj is the frequency of the j−th optical branch, Dopt is the optical deformation potential
and Nj is the equilibrium phonon density given by the Bose statistics. Acoustic and optical
phonon parameters for sSi MOSFETs were taken from [14].
Dac[eV] Dpop[108 eV/cm] h¯ωpop[meV]
Electrons 5.8 20 30
Holes 1.0 20 30
Table 6.1: Phonon scattering parameters for InAs. Acoustic deformation potentials Dac and
phonon energy h¯ωpop for polar phonons are from [15]. Mass density ρ=5.67 g/cm3 and sound
velocity vs=3·105 cm/s are from [16]. The value of Dpop is discussed in the text.
Polar optical phonon (POP) scattering was also included in InAs device simulations due
to its relevance in III-V compounds. However, although this is a non-local mechanism, it was
accounted for by means of a local self-energy similar to Eq. 6.80 with effective deformation
potential Dpop and frequency ωpop reported in Tab.6.1. This approximation was adopted to
circumvent the numerical difficulties of implementing non local-self-energies, which would pre-
vent the use of the recursive algorithms used to handle 3D quantum transport problems [17].
In order to solve Eq.6.76, we used a more general recursive scheme for the calculation of the
lesser-than GF [18] starting from Eq.6.76.
When phase-breaking transport in included in the simulation, the electron and hole concen-
trations can be computed as [3]
n(rd) =
1
2pi
Im
[∫
dEG<(rd, rd, E)
]
(6.81)
p(rd) = − 12pi Im
[∫
dEG>(rd, rd, E)
]
(6.82)
The drain current, instead, reads [3]
I = − e
h¯
∫
dE
2pi
[
Trace[ΓDGΓDG†]f0(E − Ef,D)− Trace[ΓDG<]
]
(6.83)
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6.5 Validation of the mode-space approach
As a necessary step, we extensively verified the solidity of our models by calculating some
important quantities as a function of the number of modes. In this section we report a few
examples of prominent relevance, where we validated the results of our mode-space approach
and compared the calculated drain-current for a Tunnel-FET against atomistic tight-binding
simulations taken from the literature.
First of all, we calculated the total density of states DOS for an infinite InAs nanowire,
starting from the bulk GF calculated with the Sancho-Rubio algorithm (see Section 6.2.6) and
using the mode-space procedure (see Section 6.3). Fig.6.6 shows the DOS as a function of
the total energy and calculated for different number of modes. The first thing we notice is
Figure 6.6: Total density of states DOS for an infinite bulk InAs nanowire with a 2nm square
section and for a flat potential. The energy reference is taken at 0eV for the top of the valence
band. By increasing the number of modes included in the calculation, we recover the results
obtained with the full-mode model.
that by increasing the number of modes, we reproduce better the DOS for energies farther
from the energy gap. Moreover, we used a particular mode-selection algorithm, where we
selected the modes for the valence (conduction) band starting from the top (bottom) of the
valence (conduction) band and going towards lower (higher) energies. By doing so, we consider
only the most occupied subbands, which are the ones giving the largest contribution to the
transmission and hence to the drain current.
Here we anticipate some concepts and results that will be treated in detail in Chapter 7.
In particular, we refer to a simulation study of InAs Tunnel-FET devices, which represents the
main application of the full-quantum model we investigated in this thesis. Fig.6.7(left) reports
the subband profile for an InAs nanowire Tunnel-FET (see Section 7.2.2), while Fig.6.7(right)
shows the corresponding transmission for a ballistic case as a function of the energy. It can be
seen that the simulation results are essentially independent of the number of modes M for M
larger than about 40. In our simulations we typically used 50 modes and selected the eigenvalues
so that approximately M/6 modes are taken from the conduction band, while the remaining
part from the valence band. This is justified by the smaller effective mass in conduction band
for III-V materials like InAs or GaAs, and consequently by a stronger band splitting effect with
quantization.
A possible limitation of our band-structure model for InAs Tunnel-FETs based on the 8-
band k·p approach is the fact that we do not account for the Λ and ∆ minima of the conduction
band, which may lead to an underestimation of the tunneling current in the n-type Tunnel-
FET (see Section 7.2). Quantitatively speaking, however, we think that this is not a serious
limitation for an InAs device, because the Λ and ∆ minima are respectively about 0.72eV and
1.0eV above the Γ minimum in the bulk material [15], hence they are not expected to provide
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Figure 6.7: Left: subbands profile; the source Fermi level EFs is taken as zero. Right: trans-
mission as a function of energy for different number M of modes. VGS=0.5V, VDS=0.3V. The
simulation results are essentially independent of M for M larger than about 40. The inset
shows a zoom of the transmission peak, where we see that a stable value is obtained with only
40 modes.
a large contribution to the current unless we go to very narrow nanowires, which in turn is not
advisable for the design of the device.
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Figure 6.8: Drain current versus gate voltage characteristics for an InAs Tunnel-FET with
LG=20nm. Solid Line: simulation results from [19] for a circular nanowire with a 6nm diam-
eter. Symbols: simulation results of this work for a squared nanowire with W=H=6nm. The
difference between the two curves at low VGS originates mainly from the different geometry of
the nanowires’ cross sections.
To test the validity of our simulation approach we compared our results with the simulations
obtained with an atomistic tight-binding Hamiltonian [19]. Fig.6.8 illustrates the IDS versus
VGS characteristics obtained with our model for a squared nanowire with W=H=6nm, channel
length LG=20nm and a symmetric source-drain doping (NS=ND=5·1019cm−3), together with
the corresponding results reported in [19] for a cylindrical nanowire with a 6nm diameter; the
currents are normalized to W=H or to the diameter for the squared and the circular nanowire,
respectively. As it can be seen the agreement between the two models is very good in the turn-
on region and also in deep subthreshold for IDS down to about 10pA/µm, that is essentially in
the entire range of practical interest. The minimum IDS value and the onset of the ambipolar
behavior is instead quantitatively different in our results with respect to [19]. We ascribe this
discrepancy mainly to a different geometry of the device cross sections.
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7.1 Introduction
This chapter presents the simulation results obtained with the full-quantum model developedduring this PhD work. In particular, we focused our attention on the simulation of InAs
nanowire Tunnel-FETs, which are very promising devices for ultra low-voltage and low-energy
applications. The main advantage of tunneling-based devices resides in the competitive values of
the inverse sub-threshold slope (SS) that can be obtained both in silicon and in III-V transistors,
much below the theoretical limit of 60mV/decade of conventional MOSFETs. This turns into
very low off-current values and high switching frequencies. However, since drain current is
dominated by the tunneling components, the on-current values that can be reached are far
below with respect to conventional MOSFET technologies and ITRS requirements [1]. In this
respect, we performed a simulation study of InAs Tunnel-FETs with a systematic benchmark
against conventional silicon MOSFETs in terms of performances and surface roughness induced
variability.
In particular, Section 7.2 investigates the strain engineering in n-type InAs nanowire Tunnel-
FETs. To this purpose we used the NEGF formalism based on a 8-band k·pHamiltonian already
presented in Chapter 6. The model accounts for arbitrary crystal orientations and describes
the strain implicitly by a modification of the band-structure. Acoustic and optical phonon
scattering is also accounted for in the local approximation. Our results show that appropriate
strain conditions in InAs Tunnel-FETs enable: (a) a remarkable enhancement of the Ion with
no significant degradation of the sub-threshold slope; (b) large improvements in the Ioff versus
Ion tradeoff for low Ioff and VDD values; (c) significant widening of the range of Ioff and VDD
values where Tunnel-FETs can compete with strained silicon MOSFETs.
Subsequently, Section 7.3 presents a comparative study of the surface roughness induced
variability at low supply voltage VDD=0.3V in nanowire InAs Tunnel-FETs and Si MOSFETs.
By exploiting a 3-D full-quantum approach based on the NEGF formalism, we show that,
contrary to Si MOSFETs, InAs Tunnel-FETs present an Ion variability much smaller than the
Ioff variability. We explain this result by noting that in the source depletion region, where the
tunneling mainly occurs for VGS=VDD, microscopic subband fluctuations induced by surface
roughness are small compared to the macroscopic band bending due to the built-in potential
and to the gate bias.
7.2 Effect of strain on InAs Tunnel-FET devices
7.2.1 Context of the study
The design of most integrated circuits and systems is nowadays constrained by the budget for
the available power or energy and ultra low power applications have become pervasive [2]. In
particular, energy autonomous systems for ambient intelligence should be designed for minimum
energy operation and are expected to work at supply voltages VDD below 0.5V [3, 4]. The
inverse sub-threshold slope (SS) of conventional MOSFETs (limited to 60mV/dec at room
temperature) is a fundamental limit to the VDD scaling and the ITRS 2009 has recognized
the steep slope transistors as emerging devices and singled out tunnel FETs (Tunnel-FETs)
as the most promising steep slope transistors [5]. However, silicon Tunnel-FETs exhibit poor
on currents (Ion) [6], and improving the Ion while preserving small off currents (Ioff) and SS
values is probably the greatest challenge for Tunnel-FETs [1]. To this purpose the use of high-κ
dielectrics, spacers and underlaps [7, 8], of strain in Si, Ge and SiGe Tunnel-FETs [9, 10], of
broken and staggered bandgaps [11, 12, 13] and of graphene based Tunnel-FETs [14, 15, 16]
has been investigated. Today, however, it is still unclear if there exist Ioff and VDD domains
where Tunnel-FETs may outperform MOSFETs.
This section presents a simulation study exploring the improvements in the performance of
homo-junction InAs nanowire Tunnel-FETs obtained by using appropriate stress conditions [17,
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18]. To this purpose, we developed a three-dimensional quantum transport simulator in the
framework of the non equilibrium Green’s function (NEGF) formalism and based on the eight-
band k·p Hamiltonian discussed in [19]. The model can deal with arbitrary crystal orientations
and we investigated both coherent and dissipative transport to test the influence of phonon
scattering on the device performance.
Our simulation results identify stress conditions that reduce the gap as well as the imag-
inary wavevector in the energy gap of InAs, which are thus very favorable for Tunnel-FETs
applications. Such stress configurations result in remarkable drain current improvements with
a modest impact on the sub-threshold slope. We also develop a systematic comparison between
InAs Tunnel-FETs and silicon nanowire MOS transistors and show that the stress engineering
in InAs Tunnel-FETs can help widen the window of Ioff and VDD values where Tunnel-FETs
may outperform silicon MOSFETs.
We performed both coherent and dissipative quantum transport simulations based on the
self-consistent solution of the 3-D Poisson and Schro¨dinger equations within the NEGF formal-
ism. We simulated strained silicon (sSi) MOSFETs according to the effective mass approxima-
tion [20, 21], whereas for InAs Tunnel-FETs we developed a new simulator based on the 8-band
k·p Hamiltonian already described in Chapter 6. Sec.7.2.2 deals with the structure of InAs
nanowires and Sec.7.2.3 illustrates the effect of some promising stress conditions. Finally, in
Sec.7.2.4 we compare InAs Tunnel-FETs and Si nanowires in terms of simple delay and energy
metrics.
7.2.2 Design of the Tunnel-FETs
The gate-all-around (GAA), rectangular nanowire transistors studied in this work are sketched
in Fig.7.1, where x is the transport direction and carriers are confined in the y-z plane; the
coordinates (x,y,z) form the device coordinate system (DCS) and the figure shows also the
crystal coordinate system (CCS).
Figure 7.1: Sketch of the simulated nanowire transistors. The Device Coordinate System (DCS)
and Crystal Coordinate System (CCS) are also shown.
The simulated nanowire transistors have the parameters of Tab.7.1, if not otherwise stated.
The sSi MOSFETs have a 2% tensile strain in the [100] direction, that corresponds to the
transport direction. Both devices have the same structure but different doping species and
concentrations.
Fig.7.2(a) reports the calculated energy dispersion in unstrained InAs nanowires for the
three main transport directions, namely [100], [110] and [111]. It can be seen that the energy
relations for the real branches as well as for the fundamental imaginary branch are very similar
for the different orientations. Fig.7.2(b) shows the corresponding IV curves for the unstrained
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LG W=H LSD Tox NS ND Transport
[nm] [nm] [nm] [nm] [cm−3] [cm−3] direction x
20 5 20 1 5·1019 1018 [100]
Table 7.1: Device parameters of the InAs tunnel FETs used in the simulations (if not stated
otherwise). The gate dielectric is SiO2 with κ=3.9. LSD is the length of source and drain regions,
NS and ND are the doping concentrations in the source and drain (respectively acceptor and
donor type). The sSi MOSFETs have the same device structure as the Tunnel-FETs but both
source and drain have a donor type doping concentration of 1020cm−3.
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Figure 7.2: (a) Energy dispersion for a 1D carrier gas in an InAs nanowire (W=H=5nm) and
for different transport directions x (see Fig.7.1). The potential energy inside the wire is taken
as zero. The energy relation in the gap is very similar for the different x. (b) Drain current
versus gate voltage characteristics of the InAs Tunnel-FET nanowire for different transport
directions. The biaxial strain is always perpendicular with respect to the transport direction.
Electron-phonon interaction has not been included. Gate work-function ΦM=4.7eV.
and biaxially strained case. The three channel orientations exhibit very close drain currents
and a slightly degraded SS for the non-[100] orientations, hence in the rest of the paper we will
focus on [100] nanowires.
Fig.7.3 (left) compares the IDS versus VGS curves (IV) for an LG=20nm unstrained InAs
Tunnel-FET and a sSi MOSFET; the Tunnel-FET has a far better SS ('22mV/dec), especially
at T=400K. The SS value has been averaged for IDS between 10pA/µm and 10nA/µm at
T=300K and 400K. The drain current IDS is always normalized to W=H. As discussed in [17],
a reduction of the gate length LG to 15nm slightly degrades the SS value and does not improve
the IDS, while a larger drain doping ND deteriorates SS because of the tunneling at the drain
(not shown). A cross section W=H=5nm is also a good choice because smaller W , H values
improve only slightly the SS but reduce substantially the IDS per unit width [17].
The possible impact of gradual and thus more realistic doping profiles is illustrated in Fig.7.3
(right), which compares the IV characteristics for InAs Tunnel-FETs for both an exponential
decay of the source doping, identified by the inverse logarithmic slope (1 decade every 2nm), and
a Gaussian decay (σ=2nm and σ=3nm). The Gaussian doping profile causes a non-negligible
reduction of the on-current for σ greater than approximately 2nm, while the exponential profile
does not affect appreciably either the sub-threshold slope or the on-current. The simulations
reported in the remaining part of the paper are obtained for abrupt doping profiles in the
source-drain extensions.
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Figure 7.3: Left: drain current versus gate voltage characteristics for an InAs Tunnel-FET and a
sSi MOSFET at T=300K and T=400K. The drain current is always normalized toW=H=5nm.
The MOSFET has an SS (averaged for IDS between 10pA/µm and 10nA/µm) of about 62 and
81mV/dec respectively at T=300K and 400K, while the Tunnel-FET has an SS≈22mV/dec
independently of T . Right: drain current versus gate voltage of the InAs Tunnel-FET in
logarithmic and linear scale for an exponential and a Gaussian doping profile and compared
to the results for abrupt doping profiles. Electron-phonon interaction has not been included.
Gate work-function ΦM=4.7eV.
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Figure 7.4: (a) Energy dispersion in the gap for an InAs nanowire (W=H=5nm) and for kx
along the [100] direction. Comparison between unstrained, compressive uniaxial stress (Txx=-
2GPa) and tensile biaxial (Tyy=Tzz=2GPa) stress condition. The potential energy inside the
wire is taken as zero. (b) Drain current versus gate voltage characteristics for different strain
conditions. Compressive uniaxial stress is Txx=-1, -2 and -3GPa and tensile biaxial stress is
Tyy=Tzz=1, 2 and 3GPa. The drain current for the sSi MOSFET has been reported for com-
parison. Electron-phonon interaction has not been included. Device parameters from Tab.7.1.
VDS=0.3V. Gate work-function ΦM=4.7eV.
Fig.7.4(a) illustrates the energy dispersion for unstrained and strained InAs nanowires. As
it can be seen, both uniaxial compressive and biaxial tensile stress shift up the valence band,
but the biaxial stress also lowers the conduction band and thus obtains the largest reduction
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of the energy gap and of the imaginary wavevector in the gap. Fig.7.4(b) compares the IV
curves of Tunnel-FETs for different stress conditions. The biaxial stress reduces the VT of the
transistors and increases remarkably the IDS, while the uniaxial stress has a smaller impact on
the IV curves.
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Figure 7.5: (a) Drain current versus gate voltage characteristics of the InAs Tunnel-FET for
coherent (open symbols) and dissipative simulations (filled symbols). (b) Current spectrum for
the coherent (top) and dissipative (bottom) simulations. Scattering parameters from Tab.6.1.
Device parameters from Tab.7.1. VGS=0.3V, VDS=0.3V.
Fig.7.5(left) shows that the phonon scattering has a very modest effect on the IV of these
short-channel InAs Tunnel-FETs. We verified that it has an impact of less than 10% in the ON
condition, consistently with [22]),even if we chose a deliberately large Dpop value (ten times
larger than for InAs inter-valley optical phonons [23]), in order to test the impact of inelastic
scattering for an overestimated scattering rate (see Tab.6.1). In fact, the tunneling path assisted
by phonon absorption that is observed in Fig.7.5(right) (consistently with [13]), results in only
a tiny IDS increase that hardly affects the IV curves. Moreover, the transistor is short enough
that essentially coherent transport conditions hold in the conduction band. The very modest
impact of the scattering illustrated in Fig.7.5 is fully consistent with the results in [22].
The potentials of the strain are further clarified by studying the Ion at fixed Ioff , that is
the IDS at VDS=VDD and VGS=(VGS,off+VDD), where VGS,off is the VGS giving Ioff [13]. This
analysis is illustrated in Fig.7.6 for VDD=0.3V and the Ioff targets projected by the ITRS
roadmap are also indicated: Ioff=5pA/µm for the low stand-by power (LSTP), 5nA/µm for the
low-operating power (LOP) and 100nA/µm for high-performance (HP) applications [5]. The
biaxial strain improves remarkably the Ion to Ioff tradeoff of Tunnel-FETs. Furthermore, due
to the larger SS values, the Ion deteriorates more in sSi MOSFETs than in Tunnel-FETs when
Ioff is reduced below about 10nA/µm, so that for low target Ioff the Tunnel-FETs exhibit an
Ion advantage that increases at T=400K. The comparison in Fig.7.6 presumes a large flexibility
in the gate work-function ΦM , which is implicitly changed to meet the desired Ioff values for
the different devices. For most of the Tunnel-FETs in Fig.7.4(b), ΦM should be increased thus
moving towards midgap metal gates. In this respect, Fig.7.7 reports the ΦM values necessary
to meet the Ioff requirements for different uniaxial or biaxial stress conditions; as it can be seen
realistic ΦM values are obtained ranging roughly from midgap down to 4.3V.
The physical mechanism for the Ion enhancements at fixed Ioff is investigated in Fig.7.8,
comparing the subband profiles and the current spectra. The current spectra are peaked at
the source Fermi level EfS , as expected, and the two strain conditions result in a very similar
tunneling distance at E=EfS , only slightly smaller than in the unstrained device. Hence, the
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Figure 7.6: Off current versus on current for VDD=0.3V (obtained as explained in the text),
for sSi MOSFET (T=300K and T=400K) and for InAs Tunnel-FETs (T=300K). Results for
InAs Tunnel-FETs at T=400K (not shown) are almost identical to those for T=300K (see
Fig.7.3(left)). The arrow indicates the stress induced Ion improvement. The Ioff targets pro-
jected by the ITRS roadmap for the low stand-by power (LSTP), low-operating power (LOP)
and high-performance (HP) applications are indicated [5] Device parameters from Tab.7.1.
Uniaxial stress: Txx=-2GPa; biaxial stress: Tyy=Tzz=2GPa.
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Figure 7.7: Gate work-function ΦM implicitly assumed in InAs Tunnel-FETs to achieve different
target values of Ioff (on the x-axis) in the unstrained case and for different uniaxial or biaxial
stress conditions. The arrows indicate increasing magnitudes of the compressive uniaxial stress
(Txx=−1, −2 and −3GPa) and of the tensile biaxial stress Tyy=Tzz=1, 2 and 3GPa. All the
Ioff values and stress conditions considered in this work lead to realistic ΦM values.
larger current density for the biaxial stress mainly stems from the smaller imaginary wavevector
in the energy gap (see Fig.7.4(a)).
A possible concern about Tunnel-FETs for ultra low voltage applications is that the output
characteristics typically lack a good linear region. In fact a threshold-like behavior with respect
to VDS is observed with a drastic IDS degradation at small VDS [24, 25]. Fig.7.9 investigates
this point showing the IDS versus VDS curves for the InAs Tunnel-FETs studied in this work
and for VDD=0.3V. As it can be seen, the Tunnel-FETs show a very good saturation region
and, furthermore, exhibit only a modest degradation of the output characteristics at small VDS
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Figure 7.9: Drain current versus drain voltage characteristics for an InAs Tunnel-FET and a sSi
MOSFET. The VGS is equal to (VGS,off+VDD), where VGS,off is the VGS giving Ioff=5nA/µm.
VDD=0.3V.
compared to the sSi MOSFET. The biaxial strain improves the IDS in the entire VDS range.
7.2.4 Delay and energy metrics
In order to move one step further in the assessment of the possible advantages related to stress
engineering, we evaluated some simple metrics for the delay and the energy corresponding to
the switching of a digital inverter. In particular, we define a first order estimate of the switching
time Tsw as
Tsw =
[
(Qon −Qoff) + Cp VDD
Ion
]
, (7.1)
where Qon and Qoff are the channel charges in the on and off state of the transistor, and they
were obtained by integrating numerically the charge density in the devices (see Eq.6.13). The
gate-drain parasitic capacitance Cp=1.7aF is inferred from the fringing capacitance 170aF/µm
projected by the ITRS roadmap at LG around 20nm [5]. More refined estimates of the switching
time can be obtained by replacing the Ion in Eq.7.1 with effective drive currents [26], however
Eq.7.1 is adequate for the purposes of our analysis. A similarly simple metric for the switching
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energy Esw can be expressed as
Esw = VDD(Qon −Qoff) + Cp V 2DD. (7.2)
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Figure 7.10: (a) Tsw (defined in Eq.7.1) versus Ioff for a parasitic capacitance Cp=1.7aF.
VDD=0.3V. The arrow indicates the stress induced Tsw improvement. (b) Esw (defined in
Eq.7.2) versus Ioff for a parasitic capacitance Cp=1.7aF. VDD=0.3V. In both plots the Ioff tar-
gets projected by the ITRS roadmap for LSTP, LOP and HP applications are indicated [5].
Device parameters from Tab.7.1.
Fig.7.10(a) shows that for VDD=0.3V the biaxially stressed Tunnel-FETs can achieve Tsw
values smaller than MOSFETs in a wide Ioff range (that increases with the temperature).
This is partly due to the much smaller charge Qon in the on-state of Tunnel-FETs, that never
reach strong inversion for VDS=VDD, as confirmed by the Esw in Fig.7.10(b), showing that
the charge in Tunnel-FETs is smaller than in MOSFETs so that Esw is dominated by the
contribution CpV 2DD '0.15aJ. The smaller Qon value is a distinct advantage of Tunnel-FETs
for ultra-low energy applications and suggests that if Cp could be proportionally reduced, even
better performance with respect to CMOS could be achieved.
The analysis in Figs.7.6 and 7.10 was extended for VDD ranging from 0.2V to 0.5V. Fig.7.11
reports the Ion and Tsw versus VDD at fixed Ioff and reveals that the strain engineering enlarges
significantly the range of Ioff and VDD values where Tunnel-FETs may outperform MOSFETs.
7.3 Surface roughness study in InAs Tunnel-FETs
7.3.1 Context
Tunnel FETs are probably the most promising electron devices that, by reducing the inverse
subthreshold slope (SS) below 60mV/dec at room temperature, may lead to digital integrated
circuits operating at a supply voltage, VDD, substantially lower than 0.5V [1]. Such small VDD
values are strongly demanded by minimum energy design methodologies [3], and make the noise
margins and the related variability issues extremely critical [3].
For double-gate Tunnel FETs the sensitivity to the device parameter fluctuations has been
recently investigated by using a TCAD based approach [27], however, despite the fact that gate-
all-around (GAA) nanowire (NW) structures are ideally suited to achieve small SS values in
Tunnel-FETs [28], the variability of NW Tunnel-FETs is still largely unexplored. While surface
roughness (SR) variability is known to affect quite critically NWMOS transistors [29, 30, 31, 32],
the differences in the working principle may lead to a different sensitivity to SR for NW Tunnel-
FETs with respect to NW MOSFETs.
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Figure 7.11: Tsw (top) (defined in Tab.3) and Ion (bottom) versus VDD and for the LOP
target Ioff=5nA/µm (left) and the LSTP target Ioff=10pA/µm (right). Device parameters
from Tab.7.1.
In this section we employed the same 3-D full-quantum approach used in the previous section
to develop a comparative study concerning the surface roughness variability in InAs NWTunnel-
FETs and in strained silicon (sSi) NW MOSFETs with identical, nominal geometrical features.
Our results show that the Tunnel-FETs have a somewhat larger Ion variability and a much worse
Ioff variability compared to MOSFETs. Furthermore, the Ion variability is substantially smaller
than the Ioff variability in Tunnel FETs, whereas in MOSFETs the Ion and Ioff variability is
similar for a VDD as low as 0.3V. Our simulations provide a physical insight to explain the much
smaller sensitivity to SR of the Ion compared to the Ioff observed in Tunnel-FETs.
The phonon scattering has a very modest impact on the IV characteristics of nanoscale InAs
Tunnel-FETs (see Section 7.2.3), hence in this study we used coherent simulations for these
devices. Phonon scattering is instead appreciable in Si NW MOSFETs [21] and it was thus
included with the acoustic and optical phonon parameters taken from [33]. The sSi MOSFETs
have a 2% tensile strain in the [100] direction, introduced in the simulations as explained in [18].
Surface roughness was introduced in our simulations via a geometrical description of interface
fluctuations according to an exponential autocovariance function C(r) = ∆2m exp (−
√
2r/Lm) [21].
Throughout this work we used a r.m.s ∆m=0.4nm and a correlation length Lm=1.0nm. The
∆m has been deliberately set to a value somewhat large than previously used in the liter-
ature [21, 30, 31], in order to emphasize the possible difference between Tunnel-FETs and
MOSFETs. However, we expect to find the same trends also for different ∆m values.
7.3.2 Results and discussion
Figs.7.12(a),(b) illustrate the simulated IDS versus VGS characteristics at VDS=0.3V for Tunnel-
FETs and MOSFETs and for about 40 realizations of both devices. Here, we should underline
that the choice to consider realistic devices, with a relatively large cross section (W=H=5nm)
and a channel length LG=20nm, resulted in a huge computational effort to develop a statistical
study based on 3-D full quantum simulations.
As it can be seen in Fig.7.12(a),(b), the work-function for the devices (i.e. ΦM=4.15V
and 4.49V respectively for Tunnel-FETs and MOSFETs) was chosen in order to have the
same Ioff=5nA/µm for both the nominal transistors, namely for the devices with no rough-
ness. The nominal Tunnel-FET and MOSFET have an SS value of respectively 23mV/dec
and 60mV/dec (averaged in the Ioff range between 10pA/µm and 10nA/µm). Furthermore,
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Figure 7.12: Top: IDS versus VGS (IV) curves for the InAs Tunnel-FET (a) and for the sSi
MOSFET (b) for about 40 realizations of SR. The IV curves for the nominal devices have been
reported also for comparison (smooth, open circles). SR parameters: ∆m=0.4nm, Lm=1.0nm.
Bottom: Distribution of the threshold voltage VT for InAs Tunnel-FET (c) and sSi MOSFET
(d); VT is defined as the VGS yielding IDS=1µA/µm for VDS=VDD=0.3V.
for a small VDD=0.3V the sSi MOSFETs are still in sub-threshold or weak inversion for the
VGS=VDS=VDD bias conditions that identify the Ion. As a result, the impact of the surface
roughness on the IDS is similar at all VGS between 0V and 0.3V and, in particular, it is similar
for Ioff and Ion.
Differently from the MOSFETs, for VGS=VDS=VDD=0.3V the InAs Tunnel-FETs do not
operate in the steep subthreshold region, so that the Ion appears to be less sensitive to sur-
face roughness than the Ioff . Furthermore, Fig. 7.12(c) shows that the VT dispersion in InAs
Tunnel FETs has a standard deviation of σVT=28.5mV, which is considerably larger than
the σVT=8.2mV extracted from Fig. 7.12(d) for MOSFETs. The σVT for MOSFETs is rea-
sonably consistent with the VT spreads reported in the literature for similar Si NW MOS-
FETs [30, 31, 32, 34].
The different current variability for Tunnel-FETs and MOSFETs is best illustrated by
Fig.7.13, reporting the Ioff versus Ion for the different device realizations. As it can be seen,
for the MOSFETs the spread for Ioff and Ion is comparable (see the straight line corresponding
to Ion/Ioff=5×104), because, as already said, the devices operate in sub-threshold or weak in-
version for VGS=VDS=VDD=0.3V. For the Tunnel-FETs, instead, the variability is very modest
for Ion compared to Ioff , and, furthermore, it is much smaller than the Ion variability of the
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Figure 7.13: Ioff versus Ion extracted from Fig.7.12 for the InAs Tunnel-FET (squares) and for
the sSi MOSFET (triangles). The smooth devices values (filled symbols) have been reported
for comparison.
MOSFETs.
(a) (b)
Figure 7.14: Profile for the conduction and valence subband and local density of states for
the InAs Tunnel-FETs. (a),(c) correspond to the Ioff bias condition (i.e. VGS=0V and
VDS=VDD=0.3V), while (b),(d) are for the Ion bias condition (i.e. VGS=VDS=VDD=0.3V).
The figure compares the results for the nominal device in (a),(b) (having Ioff=5nA/µm and
Ion=24.43µA/µm) with those for a device with SR in (c),(d) (having Ioff=30pA/µm and
Ion=23.44µA/µm). The horizontal arrows in (c),(d) indicate the tunneling path corresponding
to the energy for maximum transmission.
In order to gain a physical insight about the smaller Ion compared to Ioff variability in InAs
Tunnel-FETs, we analyze in Fig.7.14 the conduction and valence subbands and the local density
of states (LDOS) for the nominal device and for a transistor with non null surface roughness.
Fig.7.14(a) and (c) refer to the Ioff bias conditions (i.e. VGS=0V and VDS=VDD=0.3V), whereas
Fig.7.14(b) and (d) are for the Ion bias conditions (i.e. VGS=VDS=VDD=0.3V). The gate elec-
7.4 Resume 123
trode extends from 20nm to 40nm and the interface roughness is non null from 10nm to 50nm,
hence it enters for a 10nm length the source and drain regions. The inspection of the current
spectrum (not shown) reveals that the current density is maximum for energies about 70meV
above Efs for VGS=0V (i.e. in Figs. 7.14(a),(c)) and for energies very close to Efs for VGS=0.3V
(i.e. in Figs. 7.14(b),(d)). This information allowed us to mark with a thick arrow the dominant
tunneling path in Figs. 7.14(c) and (d).
If we now focus on Fig.7.14(a) and (c) we can observe that for VGS=0V the tunneling
distance is relatively long; the dominant contribution to the current stems from energies about
70meV above the source Fermi level Efs=0 (not shown). In particular, the tunneling occurs
mainly from the source to the central part of the channel, where the SR influences significantly
the conduction subband and the LDOS. Consequently, the Ioff for the device of Fig.7.14(c) is
much smaller than the nominal value 5nA/µm.
Fig.7.14(c) and (d) show that for VGS=VDS=VDD=0.3V. The tunneling path is much shorter,
as expected, and that the tunneling occurs mostly in the source depletion region and extends
into the channel for only very few nanometers. Furthermore, Fig.7.14(d) indicates that surface
roughness has a relatively weak influence on the subbands at the source side end of the channel
and in the source depletion region. The results of Fig.7.14 explain why in Tunnel-FETs the SR
induced variability is much smaller for Ion than it is for Ion.
Then one may ask why the conduction subbands appear relatively smoother in the source
depletion region (i.e. roughly from 15 to 22nm), than they are in the channel region. It should
be noticed that here smooth means close to the profile of the nominal device, because the
roughness induced variations with respect to nominal device are what really matters for the
IDS variability. At this regard, two quantities must be compared: (a) the subband fluctuations
produced by the microscopic roughness; (b) the macroscopic band bending produced by built-in
potentials or external biases.
The SR induced fluctuations can be inferred from the subbands profile between about 25nm
and 40nm in Figs. 7.14(c),(d), that reveals an amplitude for the fluctuations of at most 100meV
and over a spatial range of about 3-4nm. The macroscopic band bending in the source depletion
region, instead, is illustrated by Figs. 7.14(a),(b), and it is quantified in almost 1eV for x
between about 15nm and 22nm. Hence, in the source depletion region the conduction subband
fluctuations induced by the microscopic roughness are much smaller than the macroscopic band
bending, so that the roughness has a relatively weak influence on the subband profile.
7.4 Resume
This chapter has presented the results of a simulation study of InAs Tunnel-FETs with a
constant benchmark against conventional silicon MOSFETs in terms of either performances or
variability.
In particular, in Section 7.2 we have investigated the effect of strain on the performance of
homo-junction n-type InAs Tunnel-FETs using a 3-D full-quantum transport simulator based
on an 8-band k·p Hamiltonian. We have presented a systematic comparison with sSi MOSFETs
and evaluated some relevant figures of merit for digital applications. Our results suggest that
biaxial stress perpendicular to the transport direction can improve remarkably the Ioff versus
Ion tradeoff in InAs Tunnel-FETs and help open an Ioff and VDD window where Tunnel-FETs
may outperform sSi MOSFETs. The identified stress condition is favorable both in terms of
switching time and switching energy for LSTP and LOP digital applications.
Subsequently, Section 7.3 has presented a comparative study of surface roughness induced
variability in InAs NW Tunnel-FETs and in sSi NW MOSFETs obtained by using a 3-D
full-quantum simulation approach. Our results show that, for a low VDD=0.3V, the Ion and
Ioff variability is similar in sSi MOSFETs, whereas in Tunnel-FETs the variability is much
smaller for Ion than for Ioff and, furthermore, the Ion variability is somewhat larger than in
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sSi MOSFETs. These results are interesting for the ultra low VDD applications that may be
enabled by steep-slope transistors.
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130 Concluding remarks and future developments
During the course of the PhD program we have explored the potentials of the main tech-nology boosters for advanced CMOS transistors and also for Tunnel-FETs. To do so,
we developed two TCAD simulation tools based on advanced techniques to describe the ma-
terials band-structure and the transport in the devices. The former is a self-consistent k·p-
Poisson solver for the calculation of the hole mobility in inversion layers, computed within the
momentum-relaxation-time approximation. With this simulator we investigated the effect of
strain and channel orientation on the hole mobility in both bulk and DG device structures.
In this respect, Chapter 5 provides an insightful view on the strain induced mobility enhance-
ment in FinFETs and guidelines for device optimization. In particular, we used our predictive
models to systematically explore the impact of 3-D stress components on the mobility of both
n-type and p-type FinFETs and to identify optimal stress configurations. Then, we presented
a simulation study of the electron and hole mobility enhancements in biaxially strained MOS
transistors and, in particular, a critical examination of a recently proposed interpretation of the
experimental data, according to which the strain significantly modifies not only the r.m.s. value
but also the correlation length of the surface roughness spectrum. Finally, we have explored
the potentials in terms of on-current (Ion) for Ge and sGe n- and p-MOSFETs versus Si and sSi
MOSFETs and shown that, according to our simulation model, sGe MOSFETs can outperform
sSi MOSFETs in terms of Ion, but the engineering of the series-resistance is a crucial issue to
exploit the potential advantages of Ge transistors.
We have demonstrated that the modeling of the numerical band-structure is of utmost
importance in order to correctly predict the device performances. Moreover, scattering still
plays an important role in nano-scale transistors, and all relevant scattering mechanisms should
be taken into account in order to correctly describe the charge transport.
Recently, it has been proposed that, for future CMOS devices, the integration of III-V ma-
terials in n-type devices and SiGe alloys for p-type ones could help improve their performances
due to a higher carrier mobility. Hence, a possible extension of this work would be to study the
effect of strain in both III-V and SiGe alloys by means of semi-classical simulations.
During the second part of the PhD activity we developed a 3-D NEGF-Poisson solver based
on a 8-band k·p Hamiltonian. With this model we investigated in depth the effect of strain
and the variability issues in InAs Tunnel-FETs, which are very promising devices for future
low-power applications.
In particular, in Chapter 7 we presented a systematic comparison of strained InAs Tunnel-
FETs with sSi MOSFETs and evaluated some relevant figures of merit for digital applications.
Our results suggest that biaxial stress perpendicular to the transport direction can improve
remarkably the Ioff versus Ion tradeoff in InAs Tunnel-FETs and help open an Ioff and VDD
window where Tunnel-FETs may outperform sSi MOSFETs. In the same chapter, we studied
the surface roughness induced variability effects in InAs nanowire Tunnel-FETs and in sSi
nanowire MOSFETs. Our results show that in Tunnel-FETs the variability is much smaller for
Ion than for Ioff and, furthermore, the Ion variability is small compared to sSi MOSFETs.
We have shown that, with this type of quantum transport model, we can provide insight in
the behavior of direct-bandgap Tunnel-FET and, moreover, give some important guidelines to
the device engineers in order to identify the strain configurations which are most favorable in
order to enhance the device performances.
As of today, however, experiments show poor performances for Tunnel-FETs compared to
the simulations results. In particular, the inverse sub-threshold slope values obtained in the
experiments are very high. This can be ascribed to different effects. The existence of traps which
induce a trap-assisted-tunneling (TAT) could be a possible source of performance degradation.
With the 3-D NEGF code developed during this PhD program, a simulation study devoted to
the effect of the traps on the IV characteristics of Tunnel-FETs can be very interesting and it
is considered a possible future development of this work.
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The k·p method requires different calculations to obtain the matrix element either in the
case of Bulk or SOI structures. In both cases we assume that the Hamiltonian coefficients do
not depend on the quantization direction z (i.e. do not account for material changes).
We can rewrite the Schro¨dinger equation as:
Hψi = Eiψi (A.1)
where the unperturbed Hamiltonian operator for k = 0 is defined as:
H(r, z) = A
d2
dz2
+B+ I[U(z) + φB θ(−z)] (A.2)
Here all matrices are 6x6 and, moreover, only A depends on crystal orientation and B includes
spin-orbit and strain matrices. Furthermore, I is the identity matrix, U(z) is the potential
energy, φB is the barrier height at the interface and θ is the step function.
According to perturbation theory, the matrix element for the unscreened case is given by:
Mij(k,k′) =
∫ ∫
(ψunpi )
† [Hpert(r, z)−Hunp(z)]ψunpj dz
eiq·r
A
dr (A.3)
where q = k−k′ is the exchanged momentum and A is the normalization area. The superscripts
unp and pert indicates the unperturbed and perturbed cases respectively. In the following, the
superscript unp will be dropped only for the wave functions.
Bulk Structure
ΦB
∆ (r)
x
z
y
r
Figure A.1: Sketch of the potential energy well close to the Si-oxide interface of a MOSFET.
∆(r) is the possible fluctuation of the rough interface position. Φox is the energy barrier height.
We write the perturbed Hamiltonian Hpert for a displacement ∆(r) (see Fig.A.1) as:
Hpert(r, z) = A
d2
dz2
+B+ I[U(z) + φBθ(−z +∆(r))] (A.4)
If we denote z′ = z − ∆(r) and we expand U(z) ' U(z′) + ∆(r)dU/dz′, we can rewrite the
perturbed Hamiltonian as a function of z′:
Hpert(r, z) = A
d2
dz′2
+B+ I
[
U(z′) + ∆(r)
dU
dz′
+ φBθ(−z′)
]
= Hunp(z′) + I∆(r)
dU
dz
(A.5)
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Before performing the entire integral, it is worth expanding the wave function as ψi(z) '
ψi(z′)+∆(r)dψi/dz. Projecting the difference of the perturbed and unperturbed Hamiltonians
as in Eq.A.3 and neglecting higher order terms (i.e. ∆2) we readily obtain:
〈i |Hpert −Hunp| j〉 =
∫ [
ψi(z
′) + ∆(r)
dψi
dz′
]† [
Hunp(z′) + I∆(r)
dU
dz′
−Hunp(z)
]
×
[
ψj(z
′) + ∆(r)
dψj
dz′
]
dz′
= Ejδij +∆(r)Ei
∫
ψ†i
dψi
dz′
dz′ +∆(r)Ej
∫
dψ†i
dz′
ψj(z
′)dz′
+∆(r)
∫
ψ†i (z
′)
[
I
dU
dz′
]
ψj(z
′)dz′ − Ejδij
(A.6)
Recalling Eq.A.3 and substituting z′ with z we can write the surface roughness matrix element
as:
Mij(q) = ∆(q)
[
(Ei − Ej)
∫
ψ†i
dψj
dz
dz +
∫
ψ†i
[
I
dU
dz
]
ψj dz
]
(A.7)
which is the integral formulation similar to what derived in [1] for electrons. The term ∆(q)
corresponds to:
∆(q) =
1
A
∫
∆(r)eiq·rdr (A.8)
The squared matrix element is given by:
|Mij |2 = S(q)
A
∣∣∣∣(Ei − Ej)∫ ψ†i dψjdz dz +
∫
ψ†i
[
I
dU
dz
]
ψj dz
∣∣∣∣2 (A.9)
where
S(q) =
1
A
∣∣∣∣∫ ∆(r)eiq·rdr∣∣∣∣2 (A.10)
is the spectrum of the surface roughness at the interface.
The most common expression used in literature for the surface roughness spectrum are the
Gaussian and exponential ones [2]. The Gaussian spectrum is given by:
S(q) = pi∆2Λ2 exp
(
−∆
2Λ2
4
)
(A.11)
For all simulations of this thesis, we considered an exponential expression for the surface rough-
ness spectrum, where S(q) reads
S(q) =
pi∆2Λ2[
1 + q
2Λ2
2
]3/2 (A.12)
By changing the parameters ∆ and Λ we reproduced well the experimental mobility measured
in bulk devices and the result of the calibration procedure is summarized in Tab.4.2.
SOI Structure
As sketched in Fig.A.2, a SOI device has two interfaces and, denoting with ∆F (r) and ∆B(r)
the possible fluctuations at the front and the back interface respectively, we can write the
unperturbed and the perturbed Hamiltonians with the k · p formalism as:
Hunp(z) = A
d2
dz2
+B+ I [U(z) + ΦBθ(−z) + ΦBθ(z − TSI)]
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Figure A.2: Sketch of a rough interface for a SOI device. ∆F (r) and ∆B(r) denote, respectively,
the possible fluctuations at the front and the back interface.
Hpert(z) = A
d2
dz2
+B+ I[U(z) + ΦBθ(−z +∆F (r))
+ΦBθ(z − TSI −∆B(r))] (A.13)
where TSI is the silicon film thickness. Since we embrace the single material approximation, we
cannot account for material changes (i.e. different masses in the dielectric). Defining:
z′ =
TSI
TSI +∆B −∆F (z −∆F ) (A.14)
and proceeding similarly to what done in the bulk case, we can express the perturbed Hamil-
tonian as a function of the unperturbed one:
Hpert(z) = A
d2
dz′2
+B+ I [U(z′) + ΦBθ(−z′) + ΦBθ(z′ − TSI)]︸ ︷︷ ︸
Hunp(z′)
−2 ∆B −∆F
TSI
A
d2
dz′2
+ I
dU
dz′
(
∆F +
∆B −∆F
TSI
z′
)
(A.15)
where we have dropped the dependence on the position r. The unperturbed wave function will
be expanded as:
ψi(z) ' ψi(z′) + dψi
dz′
(
∆F +
∆B −∆F
TSI
z′
)
(A.16)
Now we can use Eq.A.3 and project the difference of the Hamiltonians obtaining:
〈i |Hpert −Hunp| j〉 =
∫ [
ψi +
dψi
dz′
(
∆F +
∆B −∆F
TSI
z′
)]†
×
[
Hunp(z′)− 2 ∆B −∆F
TSI
A
d2
dz′2
+ I
dU
dz′
(
∆F +
∆B −∆F
TSI
z′
)]
×
[
ψj +
dψj
dz′
(
∆F +
∆B −∆F
TSI
z′
)](
1 +
∆B −∆F
TSI
)
dz′ − Ejδij (A.17)
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Neglecting higher order terms we can finally write the matrix element as:
Mij(q) = ∆F (q)
[
(Ei − Ej)
∫
ψ†i
dψj
dz
dz +
∫
ψ†i
(
I
dU
dz
)
ψjdz
]
+
∆B(q)−∆F (q)
TSI
(Ei − Ej)
∫
ψ†i z
dψj
dz
dz
+
∆B(q)−∆F (q)
TSI
[∫
ψ†i
(
I
dU
dz
)
zψjdz − 2
∫
ψi†A d
2
dz2
ψjdz
]
(A.18)
If the spectra of the two interfaces are uncorrelated, the squared matrix element is given by:
|Mij |2 = SF (q)
A
∣∣∣∣∣(Ei − Ej)
∫
ψ†i
dψj
dz
dz +
∫
ψ†i
(
I
dU
dz
)
ψjdz
− 1
TSI
[
(Ei − Ej)
∫
ψ†i z
dψj
dz
dz
+
∫
ψ†i
(
I
dU
dz
)
zψjdz − 2
∫
ψ†i A
d2
dz2
ψjdz
]∣∣∣∣∣
2
+
SB(q)
A · T 2SI
∣∣∣∣∣(Ei − Ej)
∫
ψ†i z
dψj
dz
dz +
∫
ψ†i
(
I
dU
dz
)
zψjdz
− 2
∫
ψ†i A
d2
dz2
ψjdz
∣∣∣∣∣
2
(A.19)
where
SF (q) =
1
A
∣∣∣∣∫ ∆F (r)eiq·rdr∣∣∣∣2 (A.20)
SB(q) =
1
A
∣∣∣∣∫ ∆B(r)eiq·rdr∣∣∣∣2 (A.21)
are the spectra of the surface roughness at the two interfaces.
Differential formulation
Bulk Case
In order to obtain a differential formulation for the bulk case, we can start from the unperturbed
Schro¨dinger equation:
A
d2ψi
dz2
+ [B+ IU +ΦBθ(−z)]ψi = Eiψi (A.22)
If Eq.A.22 holds thus:
d2ψ†j
dz2
A+ψ†j [B+ IU +ΦBθ(−z)] = Ejψ†j (A.23)
where A is real and B is hermitian. Multiplying Eq.A.22 on the left by dψ†j/dz and Eq.A.23
on the right by dψi/dz we obtain:
dψ†j
dz
(
Ad
2ψi
dz2
)
+
dψ†j
dz [B+ IU +ΦBθ(−z)]ψi = Ei
dψ†j
dz ψi(
d2ψ†j
dz2 A
)
dψi
dz +ψ
†
j [B+ IU +ΦBθ(−z)] dψidz = Ejψ†j dψidz
(A.24)
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Summing on both sides and intergrating from 0 to +∞ after some manipulations it follows
that:
dψ†j
dz
∣∣∣∣
0
A
dψi
dz
∣∣∣∣
0
= (Ei − Ej)
∫ +∞
0
dψ†j
dz
ψidz +
∫ +∞
0
ψ†jI
dU
dz
ψidz (A.25)
where we have imposed closed boundaries (i.e. ψ(z = 0) = 0) and supposed that dψ/dz = 0
for z → +∞. The RHS of Eq.A.25 is equal to the matrix element of Eq.A.7 hence, for bulk
case:
|Mij |2 = S(q)
A
∣∣∣∣∣dψ
†
j
dz
(0)A
dψi
dz
(0)
∣∣∣∣∣
2
(A.26)
which is consistent with [3].
SOI Case
Considering the Schro¨dinger equation for a hole inversion layer (with the same Hamiltonian as
in Eq.A.2) and its conjugate transpose written as:
A
d2ψi
dz2
+ (B+ IU)ψi = Eiψi (A.27)
d2ψj†
dz2
A+ψ†j (B+ IU) = Ejψ
†
j (A.28)
Multiplying by zdψ†j/dz and by zdψi/dz the first and the second equation, respectively, inte-
grating from 0 to TSI both and summing we obtain:
TSI
dψ†j
dz
∣∣∣∣
TSI
A
dψi
dz
∣∣∣∣
TSI
−
∫ TSI
0
dψ†j
dz
A
dψi
dz
dz −
∫ TSI
0
ψ†j (B+ IU)ψidz
−
∫ TSI
0
ψ†jzI
dU
dz
ψidz = (Ei − Ej)
∫ TSI
0
dψ†j
dz
zψidz − Ej
∫ TSI
0
ψ†jψidz (A.29)
After some manipulations we obtain:
TSI
dψ†j
dz
∣∣∣∣
TSI
A
dψi
dz
∣∣∣∣
TSI
=
∫ TSI
0
dψ†j
dz
A
dψi
dz
dz + (Ei − Ej)
∫ TSI
0
dψ†j
dz
zψidz
− 2
∫ TSI
0
d2ψ†j
dz2
Aψidz (A.30)
Now we can recall Eq.A.25 (remembering that the derivative of the wave functions does not
vanish for z = TSI) together with Eq.A.30 in order to re-write the RHS of Eq.A.18: by doing
so we find the differential formulation for the SOI case:
|Mij |2 = SF (q)
A
∣∣∣∣∣dψ
†
j
dz
(0)A
dψi
dz
(0)
∣∣∣∣∣
2
+
SR(q)
A
∣∣∣∣∣dψ
†
j
dz
(TSI)A
dψi
dz
(TSI)
∣∣∣∣∣
2
(A.31)
where SF (q) and SR(q) are the spectra of the surface roughness at the front and at the back
interface, respectively.
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B.1 Real Space
We can write HR,yz of Eq.6.70 as a block matrix composed of 64 terms, each with a rank of
Ny ×Nz. The non-zero entries are:
H11 = Eg Iyz + h¯
2
2m0
γc
(
2
∆2x
Iyz −Dyy −Dzz
)
; H22 = H11
H13 = P0Dy /
√
6 ; H31 = −P0Dy /
√
6
H15 = −P0Dy /
√
2 ; H51 = P0Dy /
√
2
H16 = i
√
2
3 P0Dz ; H61 = H16
H17 = iP0Dz/
√
3 ; H71 = H17
H18 = P0Dy /
√
3 ; H81 = −P0Dy /
√
3
H23 = H16 ; H32 = H61
H24 = −P0Dy/
√
2 ; H42 = P0Dy/
√
2
H26 = P0Dy/
√
6 ; H62 = −P0Dy/
√
6
H27 = −P0Dy/
√
3 ; H27 = P0Dy/
√
3
H28 = −H17 ; H82 = −H71
H33 = h¯
2
2m0
[
(γ2 − γ1) 2∆2x Iyz − (γ2 − γ1)Dyy + (γ1 + 2γ2)Dzz
]
; H66 = H33
H34 = i h¯
2
2m0
γ3 2
√
3Dyz ; H43 = −i h¯22m0 γ3 2
√
3Dyz
H35 = − h¯22m0
√
3
(
γ2
2
∆2x
Iyz + γ2Dyy
)
; H53 = H35
H37 = i h¯
2
2m0
γ3 3
√
2Dyz ; H73 = −i h¯22m0 γ3 3
√
2Dyz
H38 = − h¯22m0 γ2
√
2
(
2
∆2x
Iyz −Dyy + 2Dzz
)
; H83 = H38
H44 = − h¯22m0
[
(γ1 + γ2) 2∆2x Iyz − (γ1 + γ2)Dyy − (γ1 − 2γ2)Dzz
]
; H55 = H44
H46 = H35 ; H64 = H53
H47 = −
√
2H46 ; H74 = −
√
2H64
H48 = H37/
√
3 ; H84 = H73/
√
3
H56 = −H34 ; H65 = −H43
H57 = H56/
√
2 ; H75 = H65/
√
2
H58 = −H74 ; H85 = −H47
H67 = −H38 ; H76 = −H83
H68 =
√
3H57 ; H86 =
√
3H75
H77 = − h¯22m0 γ1
(
2
∆2x
Iyz −Dyy −Dzz
)
−∆so Iyz ; H88 = H77
(B.1)
where Iyz is the identity matrix of rank NyNz. By numbering the grid point with the lexico-
graphic ordering, the Dij are the 2-D differentiation matrices calculated as
Dy = D1Dy ⊗ Iz
Dyy = D1Dyy ⊗ Iz
Dz = Iy ⊗D1Dz
Dzz = Iy ⊗D1Dzz
Dyz = D1Dy ⊗D1Dz
(B.2)
where D1Di (i=y,z) is the differentiation matrix in 1-D and ⊗ denotes the Kronecker tensor
product [1]. If we use a the Pseudo-spectral methods discretization scheme (see Sect.2.3), Di1D
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is a (Ni + 1)× (Ni + 1) matrix and reads [1]
Di
1D
00 =
2N2i +1
6 , Di
1D
NiNi = − 2N
2
i +1
6 ,
Di
1D
jj =
−xj
2(1−x2j ) , j = 1, . . . , Ni − 1
Di
1D
ij =
ci
cj
(−1)i+j
(xi−xj) , i 6= j i, j = 0, . . . Ni,
(B.3)
where xj are the Chebyshev extremal nodes defined in Eq.2.28 and
ci =
{
2, i = 0 or Ni,
1, otherwise (B.4)
The matrix Di1D in Eq.B.3 is indexed from 0 to Ni.
The non-zero entries of the WR matrix read:
W11 = h¯
2
2m0
γc
(
− 1∆2x Iyz
)
; W22 =W11
W13 = −i P0 12∆x Iyz/
√
6 ; W31 =W13
W15 = −i P0 12∆x Iyz/
√
2 ; W51 =W15
W18 = −i P0 12∆x Iyz/
√
3 ; W81 =W18
W24 = i P0 12∆x Iyz/
√
2 ; W42 =W24
W26 = i P0 12∆x Iyz/
√
6 ; W62 =W26
W27 = −i P0 12∆x Iyz/
√
3 ; W72 =W27
W33 = h¯
2
2m0
[
−(γ2 − γ1) 1∆2x Iyz
]
; W66 =W33
W34 = i h¯
2
2m0
γ3 2
√
3 (−i 12∆x Dz) ; W43 =W34
W35 = − h¯22m0
√
3
(
−γ2 1∆2x Iyz + 2iγ3
1
2∆x
Dy
)
W53 = − h¯22m0
√
3
(
−γ2 1∆2x Iyz − 2iγ3
1
2∆x
Dy
)
W37 = − h¯22m0 γ3 3
√
2 12∆x Dz ; W73 =W37
W38 = h¯
2
2m0
γ2
√
2
(
1
∆2x
Iyz
)
; W83 =W38
W44 = − h¯22m0
[
−(γ1 + γ2) 1∆2x Iyz
]
; W55 =W44
W46 =W35 ; W64 =W53
W47 = −
√
2W46 ; W74 = −
√
2W64
W48 =W37/
√
3 ; W84 =W73/
√
3
W56 = −W34 ; W65 = −W43
W57 =W56/
√
2 ; W75 =W65/
√
2
W58 = −W74 ; W85 = −W47
W67 = −W38 ; W76 = −W83
W68 =
√
3W57 ; W86 =
√
3W75
W77 = − h¯22m0 γ1
(
− 1∆2x Iyz
)
; W88 =W77
(B.5)
B.2 K-space
The 8-bands k·p Hamiltonian can be expanded as:
H = H1 kˆ2y +H2 kˆ
2
z +H3 kˆy +H4 kˆz +H5 kˆykˆz +H6 (B.6)
142 Discretized 8-bands k·p Hamiltonians
where each Hi is a 8×8 constant matrix:
H1 =

C1 0 0 0 0 0 0 0
C1 0 0 0 0 0 0
−P1 +Q1 0 R1 0 0 −
√
2Q1
−P1 −Q1 0 R1 −
√
2R1 0
−P1 −Q1 0 0
√
2R∗1
−P1 +Q1
√
2Q1 0
−P1 0
−P1

(B.7)
H2 =

C2 0 0 0 0 0 0 0
C2 0 0 0 0 0 0
−P2 +Q2 0 0 0 0 −
√
2Q2
−P2 −Q2 0 0 0 0
−P2 −Q2 0 0 0
−P2 +Q2
√
2Q2 0
−P2 0
−P2

(B.8)
H3 =

0 0 P+3 /
√
6 0 P−3 /
√
2 0 0 P+3 /
√
3
0 0 −P+3 /
√
2 0 −P−3 /
√
6 P−3 /
√
3 0
0 0 R3 0 0 0
0 0 R3 −
√
2R3 0
0 0 0
√
2R∗3
0 0 0
0 0
0

(B.9)
H4 =

0 0 0 0 0 −
√
2
3
P0 −P0/
√
3 0
0 −
√
2
3
P0 0 0 0 0 P0/
√
3
0 −S∗4 0 0
√
3
2
S4 0
0 0 0 0 S4/
√
2
0 S∗4 S
∗
4/
√
2 0
0 0
√
3
2
S∗4
0 0
0

(B.10)
H5 =

0 0 0 0 0 0 0 0
0 0 0 0 0 0 0
0 −S∗5 0 0
√
3
2
S5 0
0 0 0 0 S5/
√
2
0 S∗5 S
∗
5/
√
2 0
0 0
√
3
2
S∗5
0 0
0

(B.11)
H6 =

C6 0 P
+
6 /
√
6 0 P−6 /
√
2 0 0 P+6 /
√
3
C6 0 −P+6 /
√
2 0 −P−6 /
√
6 P−6 /
√
3 0
−P6 +Q6 0 R6 0 0 −
√
2Q6
−P6 −Q6 0 R6 −
√
2R6 0
−P6 −Q6 0 0
√
2R∗6
−P6 +Q6
√
2Q6 0
−P6 −∆so 0
−P6 −∆so

(B.12)
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where
C1 = C2 = h¯
2
2m0
γc
C6 = Eg + h¯
2
2m0
γc ( 2∆2x )
P1 = P2 = h¯
2
2m0
γ1
P6 = h¯
2
2m0
γ1 ( 2∆2x )
Q1 = h¯
2
2m0
γ2
Q2 = h¯
2
2m0
γ2 (−2)
Q6 = h¯
2
2m0
γ2 ( 2∆2x )
R1 = − h¯22m0
√
3 (−γ2)
R3 = 0
R6 = − h¯22m0
√
3 (γ2 ( 2∆2x ))
S4 = 0
S5 = h¯
2
2m0
γ3 2
√
3 (−i)
P±3 = ±i P0
P+6 = P
−
6 = 0
(B.13)
The differential parts of the Hamiltonian are obtained according to the standard prescrip-
tions of quantum mechanics:
kˆy → −ı ∂
∂y
kˆz → −ı ∂
∂z
(B.14)
If we write the generic 2-D base function ukm as [2]:
ukm(y, z) =
2√
WyWz
sin
(
pik
Wy
y
)
sin
(
pim
Wz
z
)
(B.15)
we can calculate the integrals corresponding to the projection of each differential operator into
this basis:〈
l
∣∣∣ ∂2∂y2 ∣∣∣ k〉 = 4WyWz ∫Wy0 sin( pi lWy y) [ ∂2∂y2 sin( pi kWy y)] dy = −( pi kWy )2 δl,k〈
n
∣∣∣ ∂2∂z2 ∣∣∣m〉 = 4WyWz ∫Wz0 sin( pi lWz z) [ ∂2∂z2 sin( pi zWz z)] dz = −( pi nWz )2 δn,m〈
l
∣∣∣ ∂∂y ∣∣∣ k〉 = 4WyWz ∫Wy0 sin( pi lWy y) [ ∂∂y sin( pi yWy y)] dy =
− kWy
[
cos[pi(l+k)]−1
l+k +
cos[pi(l−k)]−1
l−k
]
l 6= ± k
〈
n
∣∣ ∂
∂z
∣∣m〉 = 4WyWz ∫Wz0 sin( pi lWz z) [ ∂∂z sin( pi zWz z)] dz =
− mWz
[
cos[pi(n+m)]−1
n+m +
cos[pi(n−m)]−1
n−m
]
n 6= ±m
(B.16)
Thus, the total Hamiltonian matrix in k-space HK becomes:
HK(r, c) = H1(i, j)
(
pi k
Wy
)2
δk,l δn,m +H2(i, j)
(
pi n
Wz
)2
δk,l δn,m −
− iH3(i, j)αk,l δn,m − iH4(i, j)αn,m δk,l
−H5(i, j)αk,l αn,m +H6(i, j) δk,l δn,m (B.17)
where
r = m+NKSz (k − 1) +NKSy NKSz (i− 1)
c = n+NKSz (l − 1) +NKSy NKSz (j − 1) (B.18)
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with NKSy and N
KS
z denoting the number of sine test functions along y and z, respectively, and
i, j = 1, . . . , 8. In Eq.B.17 we have also implicitly defined the symbols
αl,k =
〈
l
∣∣∣ ∂∂y ∣∣∣ k〉
αn,m =
〈
n
∣∣ ∂
∂z
∣∣m〉 (B.19)
Once we have solved the k-space problem, the calculated eigenfunctions UK are the co-
efficients of the sine basis of Eq.B.15. The real space eigenfunctions UR can be calculated
as
UR = URKUK (B.20)
where the matrix URK is written as
URK =

Us
Us
Us
. . .
Us
 (B.21)
and
Us(r, c) =
2√
(Ny + 1)(Nz + 1)
sin
(
pi k ya
Ny + 1
)
sin
(
pimzb
Nz + 1
)
(B.22)
where
r = zb +Nz (ya − 1)
c = m+NKSz (k − 1) (B.23)
and
ya = 1, . . . , Ny
zb = 1, . . . , Nz
k = 1, . . . , NKSy
m = 1, . . . , NKSz
(B.24)
A special care must be used when we select the number of points in k-space (namely NKSy
and NKSz ). In order to prevent the aliasing effect, the number of points in real space must be
grater than the number of points in k-space, i.e.
Nz ≥ NKSz
Ny ≥ NKSz (B.25)
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This appendix describes the method we used in order to simulate arbitrary crystal orien-
tations with the 8-band k·p method. Given the bulk Hamiltonian H8 of Eq.2.50, which is a
function of the 3-D wave vector k written in the CCS, it can always be decomposed as:
H8(kx, ky, kz) = Hxxk2x +Hyyk
2
y +Hzzk
2
z +Hxykxky +Hyzkykz +Hzxkzkx+
+Hxkx +Hyky +Hzkz +H0
(C.1)
where all Hij are 8×8 matrices. These matrices can be calculated in an automatic way by
computing the Hamiltonian of Eq.2.50 for various values of k:
Hxx = [H8(ex) +H8(−ex)] /2
Hx = [H8(ex)−H8(−ex)] /2
Hyy = [H8(ey) +H8(−ey)] /2
Hy = [H8(ey)−H8(−ey)] /2
Hzz = [H8(ez) +H8(−ez)] /2
Hz = [H8(ez)−H8(−ez)] /2
Hxy = H8(ex + ey)−Hxx −Hyy −Hx −Hy
Hyz = H8(ey + ez)−Hyy −Hzz −Hy −Hz
Hzx = H8(ez + ex)−Hzz −Hxx −Hz −Hx
H0 = H8(0, 0, 0)
(C.2)
where ei is the unit versor along the direction i in the CCS.
If we now define the wave vector in the Device Coordinate System (DCS) kd=(kx,c,ky,c,kz,c)
as
kd = RC→Dk (C.3)
where the 3×3 unitary rotation matrix has been introduced in Section 3.2.3, we can re-write
Eq.C.1 in the DCS:
H8(kx,d, ky,d, kz,d) = Hxx,dk2x,d +Hyy,dk
2
y,d +Hzz,dk
2
z,d+
+Hxy,dkx,dky,d +Hyz,dky,dkz,d +Hzx,dkz,dkx,d+
+Hx,dkx,d +Hy,dky,d +Hzkz,d +H0,d
(C.4)
where
Hxx,d = [H8(ex,d) +H8(−ex,d)] /2
Hx,d = [H8(ex,d)−H8(−ex,d)] /2
Hyy,d = [H8(ey,d) +H8(−ey,d)] /2
Hy,d = [H8(ey,d)−H8(−ey,d)] /2
Hzz,d = [H8(ez,d) +H8(−ez,d)] /2
Hz,d = [H8(ez,d)−H8(−ez,d)] /2
Hxy,d = H8(ex,d + ey,d)−Hxx,d −Hyy,d −Hx,d −Hy,d
Hyz,d = H8(ey,d + ez,d)−Hyy,d −Hzz,d −Hy,d −Hz,d
Hzx,d = H8(ez,d + ex,d)−Hzz,d −Hxx,d −Hz,d −Hx,d
H0,d = H0
(C.5)
All the Hij terms are then easily mapped to the matrices we have written in App. B, either
in real or in k-space. For example, in the real space case the terms Hyy,d, Hzz,d, Hy,d, Hz,d
and H0,d enter the on-diagonal matrix HR,yz of Eq.B.1, while the matrices Hx,d, Hxy,d, Hxz,d
enter the off-diagonal matrixWR of Eq.B.5. The matrix Hxx,d give a contribution to both on-
and off-diagonal operators.
All the 8×8 matrices we have written so far should be converted to the 8NyNz × 8NyNz
matrices of Eqs.B.1 and B.5 by combining them with the right discretization matrices. To this
purpose, we have used the Kronecker products (denoted by the symbol ⊗) to write:
HR,yz =
2
∆2x
Hxx,d ⊗ Iyz −Hyy,d ⊗Dyy −Hzz,d ⊗Dzz
−iHy,d ⊗Dy − iHz,d ⊗Dz −Hyz,d ⊗Dyz +H0,d ⊗ Iyz (C.6)
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WR,yz = − 1∆2xHxx,d ⊗ Iyz −
i
2∆x
Hx,d ⊗ Iyz − 12∆xHxy,d ⊗Dy
− 1
2∆x
Hxz,d ⊗Dz (C.7)
where the differentiation matrices Dij have been defined in Eq.B.2.
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